MPSoC (multi-processor system-on-chip)-oriented multithread scheduling method

A scheduling method and multi-threading technology, applied in the directions of multi-program device, concurrent instruction execution, machine execution device, etc., to achieve the effect of improving execution efficiency, improving efficiency, and high communication efficiency

Inactive Publication Date: 2011-09-21
WUHAN UNIV OF SCI & TECH
View PDF3 Cites 38 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

At present, in the existing multi-thread scheduling algorith

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • MPSoC (multi-processor system-on-chip)-oriented multithread scheduling method
  • MPSoC (multi-processor system-on-chip)-oriented multithread scheduling method
  • MPSoC (multi-processor system-on-chip)-oriented multithread scheduling method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0033] A multi-thread scheduling method for MPSoC. Its method is as figure 1 Steps shown:

[0034] The first step, processor core group division

[0035] Divide multiple processor cores on the MPSoC into processor core groups according to their physical position, and divide adjacent processor cores into the same processor core group; adopt the form of processor core group configuration table, divide the divided The processor core group is provided to the embedded operating system; the basic content of the processor core group configuration table includes the number of processor core groups and the identification of each processor core group, and the additional content of the processor core group configuration table is the processor core group configuration table. One or more of frequency, number of processor cores, division basis of processor core groups, and temperature range of processor cores.

[0036] Multiple processor cores are integrated on the MPSoC. In order to ma...

Embodiment 2

[0064] A multi-thread scheduling method for MPSoC. The steps of this method are:

[0065] The first step is to divide the processor core group, and the processor has 8 processor cores. Its division method is as image 3 As shown, based on the physical location, processor core 0, processor core 3, and processor core 4 are divided into processor core group 0, processor core 1, and processor core 2 into processor core group 1. The processor core 5, the processor core 6, and the processor core 7 are divided into a processor core group 2.

[0066] In the fourth step, in thread scheduling, the same in-process thread is scheduled to the same ready queue. When dividing the processor core group, there are multiple processor cores in one processor core group. Therefore, when the multi-threads in the thread group are running, although the process can only use a certain processor core group, because the computing resources inside the processor core group are also abundant, when the pr...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to an MPSoC (multi-processor system-on-chip)-oriented multithread scheduling method, which has the technical scheme comprising the following steps of: dividing a plurality of processor cores on the MPSoC into processor core sets according to a physical position relationship, and dividing adjacent processor cores into the same processor core set; dividing the threads in the same process into a same thread set; scheduling the thread set according to a configuration table of the processor core set; in the same processor core set, scheduling the threads by utilizing a time-share scheduling or rotating scheduling algorithm; and finally, optimizing the thread scheduling, namely moving the threads in the same process from the busy processor core set to the idle processor core set, wherein the number Mi of the moved threads is equal to the number Cs of the processor cores in the idle processor core set. According to the method, a plurality of threads are divided into different thread sets and the thread sets are scheduled on the core sets, thereby lowering the communication cost among the threads and increasing the scheduling efficiency.

Description

technical field [0001] The invention belongs to the technical field of multi-thread scheduling of an embedded operating system, and in particular relates to an MPSoC-oriented multi-thread scheduling method. Background technique [0002] With the continuous progress of semiconductor technology, the integration density of VLSI (Very Large-Scale Integrated) is greatly increasing. The continuous improvement of integration on a single chip has enabled the development and application of SoC technology. SoC technology integrates all functional modules of a system into a single chip, so as to realize the integration of complete system functions on a single chip. The processor core is also referred to simply as a core. [0003] Integrated on the SoC chip is usually an IP (intellectual property, Intellectual Property) core. These reusable IP cores include embedded processors, memory modules, interface modules and application-specific processing components. The IP core integrated o...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F9/38G06F9/46
Inventor 胡威陈建勋卢建华邵平凡张凯郭宏张鸿刘小明陈姚节
Owner WUHAN UNIV OF SCI & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap