Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

MOS (metal oxide semiconductor) power device and manufacturing method thereof

A technology of power devices and manufacturing methods, applied in the direction of semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc.

Active Publication Date: 2012-07-04
BYD SEMICON CO LTD
View PDF3 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] The problem to be solved by the present invention is that the MOS type power device manufacturing method adopted in the prior art cannot obtain a MOS type power device with a relatively large well depth while ensuring a short channel length

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • MOS (metal oxide semiconductor) power device and manufacturing method thereof
  • MOS (metal oxide semiconductor) power device and manufacturing method thereof
  • MOS (metal oxide semiconductor) power device and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0036] In order to make the technical problems, technical solutions and beneficial effects solved by the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.

[0037] Figures 3a to 3h A flow chart of a manufacturing method for a MOS type power device provided by an embodiment of the present invention; as Figures 3a to 3h The manufacturing method of a kind of MOS type power device shown, comprises the following steps:

[0038] (1) if Figure 3a As shown: a first oxide layer 5 is formed on a semiconductor substrate 3; in this embodiment, the first oxide layer is specifically a gate oxide layer with a thickness of 0.02um to 0.12um, and is specifically formed on the on the semiconductor substrate.

[0039] (2) if Figure 3b ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a manufacturing method of an MOS (metal oxide semiconductor) power device, which includes the following steps of (1) forming a first oxidation layer on a semiconductor substrate; (2) forming a polycrystalline layer on the first oxidation layer; (3) forming stopping layers on two sides of the polycrystalline layer; (4) forming a first conductive trap area; (5) removing the stopping layers and forming a second conductive source area in the first conductive trap area; (6) forming a second oxidation layer on the polycrystalline; (7) forming a first metal layer on the source area and the surface of the trap area; and (8) forming a back electrode on the back of the semiconductor substrate. By the method, the stopping layers are formed on two sides of the polycrystalline layer firstly, so that the MOS power device with larger trap depth can be obtained on the premise of keeping the identical channel length by the aid of transverse stopping of the stopping layers during injection of ions in the process of forming the first conductive trap area, and latch-up effect can be prevented effectively.

Description

technical field [0001] The invention relates to a MOS type power device and a manufacturing method thereof. Background technique [0002] The semiconductor manufacturing method is a planar manufacturing method that forms a large number of various types of complex devices on one substrate and interconnects them to have complete electronic functions. With the rapid development of VLSI, the integration of chips is getting higher and higher, and the size of components is getting smaller and smaller, which puts forward higher requirements for circuit design and manufacturing. In order to further improve the overall performance of integrated circuits, it is necessary to overcome the latch-up effect caused by parasitic thyristors in the manufacturing process of power devices. The latch-up effect will form a large current and cannot be turned off, which will eventually burn out the device. Therefore, the method of preventing the latch-up effect is also more and more widely used. ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/739H01L29/08H01L21/331H01L21/265H01L21/768
Inventor 刘鹏飞吴海平谢怀亮
Owner BYD SEMICON CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products