Mask plate and method for manufacturing thin film transistor array substrate using same
A mask and substrate technology, applied in the semiconductor field, can solve the problems of uneven distribution of photoresist thickness, reduction of product yield, removal, etc., to prevent the increase in difficulty of etching process, the reduction of product yield, and the prevention of thickness uneven distribution
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0033] figure 2 A mask plate provided by an embodiment of the present invention includes a first pattern area I and a second pattern area II.
[0034] The mask plate is used to manufacture the planar electric field type TFT-LCD array substrate, the first pattern area I is used to form a pixel array pattern on the photoresist in the display area of the array substrate, and the second pattern area II is used to form a pixel array pattern on the peripheral circuit area of the array substrate. A peripheral circuit pattern is formed on the photoresist, and the mask plate also includes a redundant pattern 21 disposed between the pattern area I and the pattern area II.
[0035] After using the mask to expose the photoresist on the array substrate, in the process of developing, the display area pattern and the peripheral circuit area pattern can be formed on the photoresist, as well as the light between the display area pattern and the peripheral circuit area pattern. Resist red...
Embodiment 2
[0040] This embodiment provides a method for manufacturing a thin film transistor array substrate. The array substrate is a planar electric field type TFT-LCD array substrate, which adopts the currently widely used 4-time mask process. Different from the prior art, this EXAMPLES In the first masking step, a reticle with a redundant pattern was used.
[0041] The manufacturing method includes the following 4 steps.
[0042] 1. Perform a first photolithography process on the substrate using a first mask, the first mask including a first pattern area, a second pattern area, and a redundant pattern disposed between the two pattern areas. The first pattern area is used for exposing the display area of the substrate to form a first transparent common electrode layer and a gate electrode on the display area of the substrate. The second pattern area is used to expose the peripheral circuit area of the substrate.
[0043] After using the mask to expose the photoresist on the ar...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


