Five-level inverter topology unit and five-level inverter
An inverter and five-level technology, applied to electrical components, AC power input conversion to DC power output, output power conversion devices, etc., can solve the problems of low current conversion accuracy, increased cost, and bulky volume, etc., to achieve The effect of small loss, low cost and small volume
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0080] refer to figure 2 , the topology diagram of Embodiment 1 of a five-level inverter topology unit provided by the present invention, a five-level inverter topology unit, including a switch tube T1, a switch tube T2, a switch tube T3, a switch tube T4, and a switch tube TA1, switch tube TB1, diode DF1 and diode DF2;
[0081] Each of the switching tubes is connected in antiparallel with a diode;
[0082] The first DC input terminal M1 of the topology unit is connected to the second DC input terminal M2 of the topology unit through sequentially series-connected diode DF1, switch tube T2, switch tube T3 and diode DF2;
[0083] The third DC input terminal M3 of the topology unit is connected to the connection line between the diode DF1 and the switch tube T2 through the switch tube T1;
[0084] The connection line between the switch tube T3 and the diode DF2 is connected to the fourth DC input terminal M4 of the topology unit through the switch tube T4;
[0085] The fifth ...
Embodiment 2
[0089] refer to image 3 , which shows a schematic structural diagram of Embodiment 2 of a five-level inverter provided by the present invention. Based on the above-mentioned embodiment, the present invention provides a five-level inverter, including a power boost circuit 101, a filter The grid-connected circuit 103 and the inverter topology unit 102 as in the first embodiment above, wherein:
[0090] The first DC positive level PV1+ of the power boost circuit 101 is connected to the first DC input terminal M1 of the inverter topology unit 102, and the second DC positive level PV2+ of the power boost circuit 101 is connected to the The third DC input terminal M3 of the inverter topology unit 102 is connected, the DC zero-level PV0 of the power boost circuit 101 is connected to the fifth DC input terminal M5 of the inverter topology unit 102, and the power boost circuit 101 The first DC negative level PV1-connected to the second DC input terminal M2 of the inverter topology un...
Embodiment 3
[0160] refer to Figure 19 , which shows an equivalent diagram of Embodiment 1 of the five-level inverter topology unit provided by the present application. In the equivalent diagram, the first AC output terminal of Embodiment 1 of the five-level inverter topology unit is defined as the AC output terminal of the topology unit.
[0161] refer to Figure 20 , which shows a topological diagram of Embodiment 3 of a five-level inverter provided by the present application, which is different from Embodiment 1 and Embodiment 2 of the present application, the power boost circuit and the embodiment of the third embodiment of the present application The structure and function of the power boosting circuit in the second embodiment are the same, except that, the structure and working mode of each inverter topology unit in the five-level inverter provided in the third embodiment are also the same as those in the second embodiment above The inverter topology unit is the same, and will not...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com
