Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Chip extra-low in standby power consumption

A standby power consumption, chip technology, applied in the field of microelectronics, can solve the problems of low standby power consumption, large power consumption, power consumption, etc., and achieve the effect of low standby power consumption

Inactive Publication Date: 2013-01-30
JIANGSU SEUIC TECH CO LTD
View PDF4 Cites 24 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The linear regulator in standby mode still works and consumes a lot of power itself
At the same time, a large part of the logic of the power management unit is not in the working mode, but it still has power supply, which also consumes a large part of the power consumption.
This low-power architecture can reduce the power consumption in standby mode to a certain extent, but the chip cannot get extremely low standby power consumption

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip extra-low in standby power consumption
  • Chip extra-low in standby power consumption
  • Chip extra-low in standby power consumption

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] Below in conjunction with accompanying drawing, the present invention will be further described.

[0029] The core idea of ​​the present invention is to divide the standby circuit in the normally open area from the digital core area, and supply power to this part of the circuit through an off-chip power supply. Since the power supply of the digital core area does not supply power in standby mode, the linear voltage regulator can be turned off directly, and the digital core area does not consume any power consumption, thus obtaining extremely low standby power consumption. Applying the low power consumption architecture to an already designed chip, the obtained standby power consumption is less than 2.6uA, which can illustrate the advantages and remarkable effects of the invention.

[0030] The chip with extremely low standby power consumption provided by the present invention includes a standby normally open circuit, a digital core circuit, a real-time clock circuit, an...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a chip extra-low in standby power consumption. The chip comprises a standby normally open area circuit, a digital core area circuit, a real-time clock circuit and a level converting circuit, wherein the real-time clock circuit employs a first power source, while the digital core area circuit and the standby normally open area circuit employ a second power source; the standby normally open area circuit is used for processing a wake-up request in the standby mode to wake up the chip so that the chip enters the working mode; the digital core area circuit is the core of the chip and works normally in the working mode; and the real-time clock circuit completes system clock maintenance and is used for generating continuous interruptions, and still works normally in the standby mode. The chip extra-low in standby power consumption can provide a small-scale standby circuit.

Description

technical field [0001] The invention relates to the technical field of microelectronics, in particular to a low-power SOC technology. By adopting the above architecture, an SOC chip with very low standby power consumption can be obtained. Background technique [0002] With the rapid development of integrated circuit technology, electronic consumer products represented by tablet computers and smart phones are rapidly popularized, and ultra-large-scale System on Chip (SoC) technology based on deep submicron has become the most eye-catching technology in the 21st century. As one of the key technologies, users have higher and higher requirements for the performance of such products. Many complex tasks that had to be handled on high-performance PCs (Personal Computers) in the past, such as e-mail, web browsing, camera, media playback and other application functions, can all be performed on mobile terminals. At present, high-performance SoC products are emerging in the market on...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F1/32G06F9/445
Inventor 王镇刘新宁茅锦亮张亚伟孙声震方云龙
Owner JIANGSU SEUIC TECH CO LTD
Features
  • Generate Ideas
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More