Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method and device for tracking fault

A fault tracking and fault technology, applied in the direction of instruments, electrical digital data processing, hardware monitoring, etc., can solve problems such as failure to obtain fault information, and achieve the effect of complete detection

Inactive Publication Date: 2013-02-13
HUAWEI TECH CO LTD +1
View PDF3 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] In the process of implementing the technical solutions provided by the above prior art, the inventors found the following problems in the prior art: recording and detecting fault behaviors by means of state detection components or observing the simulation sequence can only roughly record the detected faults Behavior, so that detailed and complete simulation of the internal fault information of the whole system cannot be obtained

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and device for tracking fault
  • Method and device for tracking fault
  • Method and device for tracking fault

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0028] The embodiment of the present invention provides a method for fault tracking, such as figure 1 As shown, the method includes:

[0029] 101. When a fault is injected, detect the current running state of the device.

[0030] Wherein, the faults include processor faults, storage faults, routing faults, link faults and other types. Wherein, the processor type failure may include processor unit failure, processor execution unit failure, processor register failure, etc.; the storage type failure may include memory unit failure, memory address generation error, etc.; the routing type failure may Including routing errors, routing failures, routing duplication, etc.; the link failures may include link interruption between routers, link interruption between routers and processing units, link congestion, data loss, and the like. For example, routing error fault can add a random number to the correct routing forwarding port in the routing module or set the wrong routing forwardin...

Embodiment 2

[0044] The embodiment of the present invention provides a method for fault tracking, such as figure 2 As shown, the method includes:

[0045] 201. Establish a simulation system.

[0046] Wherein, the whole system of simulation is used to simulate the real system.

[0047] It is worth noting that to build a simulated whole system, you can use existing open source simulators, or existing commercial simulators, or you can develop your own full system simulator or some modules of the simulator for the target system.

[0048] The constructed simulator can simulate and realize the main structural characteristics and functions of the target system, and follow the following three requirements:

[0049] The first requirement: the simulation accuracy is cycle-accurate, that is, the simulation can be accurate to each cycle, that is, the processing done in a cycle and the time it takes are known.

[0050] The second requirement: a full system emulation capability that can run real ope...

Embodiment 3

[0115] The embodiment of the present invention provides a device for fault tracking, such as Figure 5 As shown, the device includes: a first detection unit 41 , an identification unit 42 , and a generation unit 43 .

[0116] The first detection unit 41 is configured to detect the current operating state of the equipment when a fault is injected.

[0117] An identification unit 42, configured to determine the current device as a source of failure when the first detection unit 41 detects that the current device is faulty, and use fault source identification information to identify the current device, and identify the current device as the source of the fault. The faulty data sent by the device is determined as a faulty carrier, and the faulty data is identified by using the faulty carrier identification information.

[0118] The generation unit 43 is configured to generate fault path information according to the fault source and the fault carrier determined by the identificati...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention discloses a method and a device for tracking a fault, and relates to the technical field of processors. By the method and the device, faults inside a simulation full system can be tracked, and fault behaviors can be detected and recorded in detail. The method comprises the following steps of: when the fault is injected, detecting a running state of the current equipment; when the current equipment has the fault, determining the current equipment to be a fault source, and identifying the current equipment by using identification information of the fault source; determining fault data transmitted by the fault source to be a fault carrier, and identifying the fault data by using identification information of the fault carrier; and generating fault path information according to the fault source and the fault carrier, and recording fault injection information. The embodiment of the invention is mainly applied to a fault tracking process.

Description

technical field [0001] The invention relates to the technical field of processors, in particular to a fault tracking method and device. Background technique [0002] At present, the Network on Chip (NOC) (full name in English: Networks-on-Chip, full name in Chinese: Network on Chip) has become an efficient solution for multi-core processors and inter-core communication of multi-processor computers and has been widely adopted. Due to the high integration of the network on chip, the router on chip and the network on chip link are likely to cause failure due to factors such as heat generation and external radiation, making the system unreliable or even invalid. Therefore, we need to design systems that are fault tolerant. This requires understanding and analyzing the failure behavior of the system design scheme and its impact on the system when common failures occur. [0003] For the problems referred to above, the prior art generally adopts the following approach: for the NO...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/00G06F11/34
Inventor 张悠慧李艳华钱自强郑伟
Owner HUAWEI TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com