Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Simulation apparatus and simulation method

A technology of simulation equipment and simulation methods, applied in software simulation/interpretation/simulation, binary to binary, program code conversion, etc., can solve problems such as slow processing speed, and achieve the effect of high-speed simulation

Inactive Publication Date: 2013-04-17
FUJITSU LTD
View PDF2 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] When using the interpreter method to emulate the functions, performance or power of a CPU that controls pipeline processing or out-of-order processing, the processing speed may be slower

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Simulation apparatus and simulation method
  • Simulation apparatus and simulation method
  • Simulation apparatus and simulation method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] figure 1 The diagram illustrates an exemplary simulated device.

[0034] The emulation device 1 can perform performance emulation of instruction execution of a target CPU that controls pipeline processing.

[0035] The target CPU may be the control model of the CPU to be simulated. The simulation device 1 outputs cycle simulation information of each instruction as a result of performance simulation of instruction execution of the target CPU.

[0036] For example, the target CPU may be an ARM architecture CPU. For example, the simulation device 1 corresponding to the main CPU may be a computer installed with an X86 architecture CPU.

[0037] The simulation device 1 includes a code conversion part 11 , a simulation execution part 12 and a simulation information collection part 13 .

[0038] When the program of the target CPU is executed, the code conversion section 11 generates code (eg, host code) of the host CPU that executes the simulation from the program code (eg...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A simulation apparatus includes: operations of: dividing code of a program in a target processor into blocks,setting an execution result of an externally-dependant instruction depending on an external environment as a prediction result,carrying out function simulation based on the prediction result,calculating an execution time of the externally-dependant instruction according to instruction execution timing information and a function simulation result,generating host code which makes a host processor execute performance simulation based on the function simulation result: correcting the execution time of the externally-dependant instruction based on a delay time of the externally-dependent instruction and a execution time of an instruction executed before or after the externally-dependent function if an execution result of the externally-dependent function when the host processor executes the host code differs from the prediction result,and setting a corrected execution time of the external-dependent instruction as the execution time of the externally-dependant instruction.

Description

technical field [0001] Embodiments described herein relate to processing techniques that obtain simulated information about performance or power. Background technique [0002] In a multi-core configuration in which a plurality of processors (for example, central processing units (CPUs)) are installed, emulation processing is performed for the function, performance, power, etc. of each core (CPU), which has high processing speed or high processing accuracy. [0003] Related techniques are disclosed in US Patent No. 6,751,583 B1. [0004] Regarding the target CPU as a simulation target of function, performance, or power consumption, the instruction code (target code) of the target CPU in operation as the host CPU is converted into the instruction code (host code) of the host CPU. In this conversion, an interpreter method or a just-in-time (JIT, Just-in-Time) compiler method can be used. [0005] In the emulation based on the JIT compiler method, the instructions of the targe...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/455
CPCG06F8/52G06F9/455G06F9/38
Inventor 桑村慎哉池敦
Owner FUJITSU LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com