Automatic optimal integrated circuit generator from algorithms and specification

An integrated circuit, automatic generation technology, applied in CAD circuit design, instrument, calculation, etc., to achieve the effect of alleviating the problem of chip design

Inactive Publication Date: 2013-05-08
ALGOTOCHIP
View PDF11 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Rapid growth in ASIC circuit design coexists with shortage of skilled IC engineers

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Automatic optimal integrated circuit generator from algorithms and specification
  • Automatic optimal integrated circuit generator from algorithms and specification
  • Automatic optimal integrated circuit generator from algorithms and specification

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] figure 1 An example system for automatically generating custom ICs is shown. figure 1 The system supports the automatic generation of the optimal custom integrated circuit solution for the selected target application. The specification of the target application is typically implemented by an algorithm expressed as computer readable code in a high-level language such as C, Matlab, SystemC, Fortran, Ada, or any other language. The specification includes a description of the target application and also includes one or more constraints such as desired cost, area, power, speed, performance, and other attributes of the hardware solution.

[0027] exist figure 1 , a custom IC generates a product specification 102 . Typically, there are initial product specifications that capture all major functions of the desired product. Based on the product, the algorithm expert identifies the computer readable code or algorithm required for the product. Some of these algorithms can be ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

Automated design of a custom integrated circuit based on algorithmic process as input and using highly automated tools that requires virtually no human involvement is disclosed. The method includes receiving a specification of the custom integrated circuit including computer readable code and constraints on the custom integrated circuit; generating a computer-architecture for the computer readable code that best fits the constraints; automatically determining an instruction execution sequence based on the code profile and reassigning or delaying the instruction sequence to spread operation over processing blocks to reduce hot spots; continuously evaluating and optimizing one or more factors including physical implementation, and local and global area, timing, or power at an architecture level above RTL or gate-level synthesis; and automatically synthesizing the designed architecture and generating a computer readable description of the custom integrated circuit for semiconductor fabrication.

Description

[0001] Cross References to Related Applications [0002] This application is related to commonly owned and concurrently filed applications No. 12 / 835,603 entitled "AUTOMATIC OPTIMAL INTEGRATED CIRCUIT GENERATOR FROM ALGORITHMS AND SPECIFICATION", application No. 12 entitled "AUTOMATIC OPTIMAL INTEGRATED CIRCUIT GENERATOR FROM ALGORITHMS AND SPECIFICATION" / 835,621, Application No. 12 / 835,628 titled "APPLICATION DRIVEN POWER GATING", Application No. 12 / 835,631 titled "SYSTEM, ARCHITECTURE AND MICRO-ARCHITECTURE (SAMA) REPRESENTATION OF AN INTEGRATED CIRCUIT" application and application number 12 / 835,640, titled "ARCHITECTURAL LEVEL POWER-AWARE OPTIMIZATION AND RISK MITIGATION," the contents of which applications are hereby incorporated by reference. technical field [0003] The present invention relates to a method for designing a custom integrated circuit or application specific integrated circuit (ASIC). Background technique [0004] Modern electronic equipment and industr...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
CPCG06F17/5045G06F17/505G06F17/5022G06F30/30G06F30/33G06F30/327G06F30/3308G06F30/337
Inventor 萨蒂许·帕德马纳班皮尔斯·吴阿南德·潘德伦根瑟雷许·凯迪耶拉阿南斯·朵巴泰克·席基哈拉
Owner ALGOTOCHIP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap