Unlock instant, AI-driven research and patent intelligence for your innovation.

CMOS device with metal gate and method of forming same

A device and gate technology, applied in the field of CMOS devices and their formation, can solve the problems of difficulty in forming an inversion layer and an increase in the thickness of the gate dielectric.

Active Publication Date: 2016-05-04
TAIWAN SEMICON MFG CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The depletion effect leads to an increase in the effective gate dielectric thickness, making it more difficult to form an inversion layer on the surface of the semiconductor

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • CMOS device with metal gate and method of forming same
  • CMOS device with metal gate and method of forming same
  • CMOS device with metal gate and method of forming same

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] The making and using of embodiments of the invention are discussed in detail below. It should be appreciated, however, that the embodiments provide many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are exemplary only, and do not limit the scope of the invention

[0031] Complementary metal-oxide-semiconductor (CMOS) devices and methods of forming the same are provided according to various embodiments. Intermediate stages of forming a CMOS device are shown. Variations of the examples are discussed. Like reference numerals are used to refer to like elements throughout the various drawings and exemplary embodiments.

[0032] Figure 1 to Figure 10 is a cross-sectional view of an intermediate stage in the fabrication of a CMOS device according to some example embodiments. refer to figure 1 , a substrate 20 is provided, and the substrate 20 may be formed of a semiconductor material such as...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

One method includes forming a PMOS device. The method includes: forming a gate dielectric layer above the semiconductor substrate and in the PMOS region; forming a first metal-containing layer above the gate dielectric layer and in the PMOS region; A metal-containing layer is processed; and a second metal-containing layer is formed over the first metal-containing layer and in the PMOS region. The second metal-containing layer has a work function lower than the bandgap center work function of silicon. The first metal-containing layer and the second metal-containing layer form a gate of the PMOS device. The invention also provides a CMOS device with a metal gate.

Description

technical field [0001] The present invention relates to a semiconductor device, in particular to a CMOS device and a forming method thereof. Background technique [0002] Metal-oxide-semiconductor (MOS) devices are the basic building blocks in integrated circuits. Existing MOS devices typically have a gate electrode containing polysilicon doped with p-type or n-type impurities using a doping operation such as ion implantation or thermal diffusion. The work function of the gate electrode can be tuned to the band edge of silicon. For n-type metal-oxide-semiconductor (NMOS) devices, the work function can be tuned to be close to the conduction band of silicon. For P-type metal-oxide-semiconductor (PMOS) devices, the work function can be tuned close to the valence band of silicon. The adjustment of the work function of the polysilicon gate electrode can be achieved by selecting suitable impurities. [0003] MOS devices with polysilicon gate electrodes exhibit carrier depletio...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/8238H01L27/092H01L29/78H01L29/49
CPCH01L21/28088H01L21/823807H01L21/823842H01L21/823857H01L29/4966H01L29/513H01L29/517H01L29/665H01L29/66545H01L29/6659H01L29/7833H01L29/7843H01L29/7848H01L21/8238
Inventor 钟升镇朱鸣庄学理杨宝如吴伟成梁家铭吴欣桦
Owner TAIWAN SEMICON MFG CO LTD