Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

System and method for performing shaped memory access operations

A technology of memory access and memory, which is applied in the direction of general-purpose stored program computers, register devices, instruments, etc., and can solve problems such as lack of implementation efficiency

Active Publication Date: 2013-07-24
NVIDIA CORP
View PDF5 Cites 26 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the distribution of operands throughout the bank of the register file makes it possible for the processor to retrieve all operands in fewer than a dozen register access operations
In such a situation, the potential efficiencies associated with memory access operations are not realized

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • System and method for performing shaped memory access operations
  • System and method for performing shaped memory access operations
  • System and method for performing shaped memory access operations

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] In the following description, numerous specific details are set forth in order to provide a more thorough understanding of the present invention. It will be apparent, however, to one skilled in the art that the present invention may be practiced without one or more of these specific details.

[0022] System Overview

[0023] figure 1 is a block diagram illustrating a computer system 100 configured to implement one or more aspects of the present invention. Computer system 100 includes a central processing unit (CPU) 102 and system memory 104 that communicate via an interconnection path that may include a memory bridge 105 . Memory bridge 105 , which may be, for example, a Northbridge chip, is connected to I / O (input / output) bridge 107 via a bus or other communication path 106 (eg, a hypertransport link). I / O bridge 107 , which may be, for example, a south bridge chip, receives user input from one or more user input devices 108 (eg, keyboard, mouse) and forwards the in...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

One embodiment of the present invention sets forth a technique that provides an efficient way to retrieve operands from a register file. Specifically, the instruction dispatch unit receives one or more instructions, each of which includes one or more operands. Collectively, the operands are organized into one or more operand groups from which a shaped access may be formed. The operands are retrieved from the register file and stored in a collector. Once all operands are read and collected in the collector, the instruction dispatch unit transmits the instructions and corresponding operands to functional units within the streaming multiprocessor for execution. One advantage of the present invention is that multiple operands are retrieved from the register file in a single register access operation without resource conflict. Performance in retrieving operands from the register file is improved by forming shaped accesses that efficiently retrieve operands exhibiting recognized memory access patterns.

Description

technical field [0001] The present invention relates generally to computer architecture, and more particularly to systems and methods for operand collection in register files. Background technique [0002] A common practice in parallel processing systems is to design processors that execute multiple threads simultaneously. When such threads are all executing the same sequence of instructions (typically with different data for each thread), there is a practical benefit to sharing certain resources among the threads. For example, each thread may execute an instruction that accesses one or more operands to be retrieved from a shared register file bank that each thread accesses different register addresses within. This type of operation can be found on Single Instruction Multiple Thread (SIMT) and Single Instruction Multiple Data (SIMD) processors. [0003] During operation, the processor may execute instructions across multiple threads, where the instruction accesses one or ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/38
CPCG06F9/345G06F15/167G06F15/80G06F9/38G06F9/383G06F9/3012G06F9/3455G06F9/3851G06F9/3887G06F9/3888
Inventor 仇小钢杰克·希莱尔·肖凯特曼纽尔·奥利维尔·高瑟潇耀明
Owner NVIDIA CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products