A method for manufacturing through-hole metal interconnection applied to wafer-level packaging of micro devices
A wafer-level packaging, metal interconnection technology, applied in the process of producing decorative surface effects, microstructure devices, manufacturing microstructure devices, etc. Difficult to pattern and other problems, to achieve the effect of saving production costs, improving low reliability, and simplifying steps
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0035] see figure 2 , the manufacturing method of the through-hole metal interconnection before the wafer-level packaging of the micro-device described in the first technical solution of the present invention, specifically comprises the following steps:
[0036] Step 1, providing a silicon wafer 01 with unlimited resistivity, using a diffusion process to dope the front side of the silicon wafer 01 to obtain a silicon wafer 01 with a highly doped silicon layer 7, such as figure 2 as shown in (a);
[0037] Step 2, provide the first substrate 02, the first substrate 02 selects Pyrex7740 glass (the material of the substrate 02 is not limited to inorganic oxide, it can also be a semiconductor material, such as silicon, etc. In particular, if the first substrate 02 is For semiconductor materials, the entire surface of the first substrate 02 is required to be covered with an insulating layer, and if the first substrate 02 is an inorganic oxide, an insulating layer is not required)...
PUM
| Property | Measurement | Unit |
|---|---|---|
| thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 