Address mapping method for flash translation layer of solid state drive

An address mapping and translation layer technology, applied in the direction of memory address/allocation/relocation, etc., can solve the problem of limited erasing times of memory cells, NANDFlash cannot directly update data blocks like disks, and cannot ensure data integrity in data blocks. correctness, etc.

Active Publication Date: 2013-12-04
NAT UNIV OF DEFENSE TECH
View PDF3 Cites 40 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004]1. Erase before write mechanism, that is, when rewriting new data to a data block that has already been written, NAND Flash cannot directly update the original data block like a disk , but the data block needs to be erased and then rewritten with new data
[0005]2. The number of erasing of a single storage unit is limited, that is, the number of times of erasing each data block (Block) in NAND Flash is limited. After the number of times, the integrity and correctness of the data stored in the data block cannot be guaranteed
Therefore, according to the characteristics of NAND Flash, how to effectively use the principle of time locality and space locality of the load to improve the hit rate of page mapping information in the SRAM cache and finally improve the efficiency of the flash conversion layer has become a key technology to be solved urgently Problem, there is no effective design method to improve the efficiency of the flash translation layer by synergistically using the principle of load time locality and space locality in the existing technology

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Address mapping method for flash translation layer of solid state drive
  • Address mapping method for flash translation layer of solid state drive
  • Address mapping method for flash translation layer of solid state drive

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0055] The implementation steps of the address mapping method in the flash memory translation layer of the solid state disk in this embodiment are as follows:

[0056] 1) Establish the cache mapping table (CachedMappingTable, CMT), cache split table (CachedSplitTable, CST), cache translation table (CachedTranslationTable, CTT) and global translation directory (GlobalTranslationDirectory, GTD) in the SRAM of the solid-state disk in advance, and the cache mapping table CMT The cache split table CST has three entry fields: the start logical page number (LogicalPageNumber, LPN), the start physical page number (PhysicalPageNumber, PPN), and the length (SIZE). The cache conversion table CTT has a logical page number D LPN and physical page number D PPN A total of two entry fields, the global translation directory GTD has a logical page number M LPN , logical page number M LPN The physical page number M stored in the SSD Flash PPN A total of two entry fields.

[0057] Such as f...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses an address mapping method for a flash translation layer of a solid state drive. The method comprises the following steps of (1) establishing a cached mapping table, a cached split table, a cached translation table and a global translation directory in an SRAM (static random access memory) in advance; (2) receiving an IO (input/output) request, turning to a step (3) if the IO request is a write request, otherwise turning to a step (4); (3) preferentially and sequentially searching the tables in the SRAM for the hit condition of the current IO request, finishing write operation according to hit mapping information, and caching the mapping information according to a hit type and a threshold value; (4) preferentially searching the tables in the SRAM for the hit condition of the current IO request, and finishing read operation according to the hit mapping information in the SRAM. The method has the advantages that the random write performance of the solid state drive can be improved, the service life of the solid state drive can be prolonged, the efficiency of the flash translation layer is high, the hit ratio of address mapping information in the SRAM is high, and less additional read-write operation between the SRAM and the solid state drive Flash is realized.

Description

technical field [0001] The invention relates to the technical field of solid-state disk storage, in particular to an address mapping method in a flash memory translation layer of a solid-state disk. Background technique [0002] NAND Flash-based Solid State Drive (SSD) is a non-volatile computer storage device, which can effectively improve the performance of the storage system by virtue of its low latency, low power consumption, high reliability and other advantages. In the field of enterprise and consumer storage, solid-state disks are gradually replacing traditional mechanical hard disks, and the development of high-performance solid-state disk systems has become a research hotspot in the current storage field. [0003] NAND Flash has three basic operations of reading, writing, and erasing, and its main features are described as follows: [0004] 1. Erase before write mechanism, that is, when rewriting new data to a data block that has already been written, NAND Flash ca...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F12/06G06F12/02
CPCG06F2212/7201G06F12/0246G06F2212/1036G06F2212/1016
Inventor 肖立权宋振龙魏登萍李琼郑义谢徐超李元山黎铁军张晓明方健王辉邓峰伍玉良
Owner NAT UNIV OF DEFENSE TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products