Quarter-Rate 4-Tap Decision-Feedback Equalizer for High-Speed ​​Serial Interface Receiver

A high-speed serial interface, decision feedback equalization technology, applied to the shaping network in the transmitter/receiver, baseband system components, etc.

Active Publication Date: 2016-05-18
TSINGHUA UNIV
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

When the data transmission rate of the high-speed serial interface reaches 10Gbps or above, the stronger the attenuation of the channel, the greater the ISI, and the power consumption of the system will also be a prominent problem

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Quarter-Rate 4-Tap Decision-Feedback Equalizer for High-Speed ​​Serial Interface Receiver
  • Quarter-Rate 4-Tap Decision-Feedback Equalizer for High-Speed ​​Serial Interface Receiver
  • Quarter-Rate 4-Tap Decision-Feedback Equalizer for High-Speed ​​Serial Interface Receiver

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0042] The implementation of the present invention will be described in detail below in conjunction with the drawings and examples.

[0043] The preferred embodiments will be described in detail below in conjunction with the accompanying drawings. It should be emphasized that the following description is only exemplary and not intended to limit the scope of the invention and its application.

[0044] figure 1 is a simplified high-speed serial interface transceiver circuit block diagram. It includes 1 / 4 rate 4-tap decision feedback equalizer 100, 4:1 multiplexer (MUX), clock receiver and generator (ClockReceiver&Generator), current mode logic driver circuit (CMLDriver) and bias generation circuit (BiasGenerator ). The clock receiver and generator receives the half-rate CML level differential clock signal input from the outside, passes through the frequency divider and CML to CMOS circuit, and generates four 1 / 4-rate CMOS clock signals CLK1 and CLK2 with a phase shift of 90 d...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a 1 / 4 rate 4-tap DFE (decision feedback equalizer) for a high-speed serial interface receiving end. The 1 / 4 rate 4-tap DFE comprises four channels with same structures, and each channel comprises a sampling and holding module, a summator, and two latches, wherein firstly, current input high-speed serial data is sampled by using a pair of 1 / 4 rate clock signals with a 90-degree phase shift by virtue of the sampling and holding module, so that 1 / 4 rate data is obtained; the 1 / 4 rate data decided at the last cycle passes through the two cascaded latches, different deferred data can be obtained; by virtue of combining the deferred data from the four channels, the 4-tap feedback signals can be realized in each channel, and are fed back to the front summator; the summator sums the current 1 / 4 rate data and four feedback signals to obtain the current decided 1 / 4 rate data, and then decision feedback is realized; the 1 / 4 rate 4-tap DFE for the high-speed serial interface receiving end, provided by the invention, samples by using the 1 / 4 rate clock, and is equipped with 4 tap so as to simultaneously meet the requirements of low power dissipation and strong balance capability.

Description

technical field [0001] The invention belongs to the technical field of circuit design and data transmission, and particularly relates to a 1 / 4 rate 4-tap decision feedback equalizer used for a high-speed serial interface receiving end. Background technique [0002] The high-speed serial interface mainly includes two parts: the transmitting end and the receiving end. The functions realized are: at the transmitting end, the low-speed parallel signal is converted into a high-speed serial signal by using high-speed clock sampling technology, and then transmitted in the channel; The receiving end extracts the clock and data signals from the received data, and uses the serial-to-parallel conversion circuit to convert the high-speed serial signal into a low-speed parallel signal. Since the actual channel cannot completely satisfy the ideal waveform transmission distortion-free condition, channel distortion is inevitable. The channel distortion will cause the intersymbol interferen...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H04L25/03
Inventor 袁帅王自强郑旭强乌力吉张春王志华
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap