Check patentability & draft patents in minutes with Patsnap Eureka AI!

Serial memory chip capacity expansion structure

A serial memory and chip technology, applied in static memory, digital memory information, information storage, etc., can solve the problems of high cost, high cost, insufficient competitiveness of small capacity, etc., and achieve low cost, convenient capacity and simple structure. Effect

Active Publication Date: 2014-02-19
PUYA SEMICON SHANGHAI CO LTD
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The disadvantages of these two methods are: the first method will generate higher costs at the user level; the second method requires a brand new product, and if independent development requires greater capital investment (masks, etc.), the development of serialized series When using memory chips, the method of large capacity compatible with small capacity is often used. For example, a memory with a capacity of 4A can be compatible with a chip with a capacity of 2A or A. The problem is that the competitiveness of small capacity is not enough.
Another way is to develop each capacity, and the cost will be very high

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Serial memory chip capacity expansion structure
  • Serial memory chip capacity expansion structure
  • Serial memory chip capacity expansion structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0013] See image 3 As shown, a serial memory chip capacity expansion structure, which includes N (N ≥ 2) chips of the same capacity Memory Die1, Memory Die2, ..., Memory DieN-1, the power supply VCC and ground VSS of each chip pass through The metal layer bus connection realizes parallel connection, and the other ports of each chip are respectively connected in parallel through the metal layer bus. The corresponding connection of the bus realizes parallel connection, the metal layer is a metal mask, and the cost of the metal mask is low, which effectively reduces the cost of the entire structure; each chip is set to a different chip by modifying the internal address, including a main chip Master and at least one slave chip Slave, the addresses are Add=1, Add=2, respectively. . . , Add=N-1.

[0014] The invention is suitable for various serial memory structures such as I2C serial port, SPI serial port and Microwire serial port, and can also be used for various self-defined...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to the field of serial memories in integrated circuits, in particular to a serial memory chip capacity expansion structure which is simple in structure, short in development period, capable of conveniently realizing the expansion of the capacity of a serial memory chip, and low in cost. The serial memory chip capacity expansion structure comprises at least two wafers with the same capacity, wherein the power supply VCC (Voltage to Current Converter) and ground VSS (Inverted Shared Series) of each wafer are respectively connected in parallel through buses; other ports of each wafer are respectively and correspondingly connected in parallel through the buses.

Description

technical field [0001] The invention relates to the field of serial memories in integrated circuits, in particular to a serial memory chip capacity expansion structure. Background technique [0002] There are usually two methods when the existing serial interface memory chips need to expand capacity: see figure 1 As shown, the first one needs to be implemented on the PCB printed circuit board through a chip-level connection scheme. For example, the I2C interface allows up to 8 chips to achieve capacity expansion through different address settings; see figure 2 As shown, the second is to replace a new chip with a larger capacity. For example, the chip model of the I2C interface 64Kb is 24C64. If 512Kb is required, a new 24C512 needs to be replaced to increase the capacity. The disadvantages of these two methods are: the first method will generate higher costs at the user level; the second method requires a brand new product, and if independent development requires greater c...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G11C7/10
Inventor 王楠张爱东童红亮
Owner PUYA SEMICON SHANGHAI CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More