A method of implementing soe in fpga-based soe system
A system implementation, IEEE1588 technology, applied in general control systems, control/regulation systems, time-division multiplexing systems, etc., can solve the problems of inflexible use and high cost, and achieve the effect of improving reliability
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0019] figure 1 It is a functional block diagram of the SOE system of the present invention. Such as figure 1 As shown, a SOE system based on FPGA, including CPU, PHY chip and FPGA, is characterized in that: FPGA is located between CPU and PHY chip, is connected with CPU and PHY chip respectively through MII interface; FPGA built-in IEEE1588 packet analysis module, SOE event monitoring module and free-running clock module.
[0020] Utilize above-mentioned SOE system to realize the method for SOE, it is characterized in that:
[0021] (1) System time synchronization, including the following steps:
[0022] a. The IEEE1588 data packet analysis module monitors the sending and receiving data packets between the CPU and the PHY chip. When the IEEE1588 data packet analysis module obtains the data packets, it records the current relative time information generated by the free timing clock module;
[0023] b. IEEE1588 packet parsing module parses the packet obtained, and when the ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 
