Supercharge Your Innovation With Domain-Expert AI Agents!

Power failure detection circuit based on field programmable gate array (FPGA) network management system and detection method

A power-down detection and network management system technology, applied in the field of communication, can solve problems such as failure to recognize power-down of client devices

Active Publication Date: 2014-05-28
广东九博科技股份有限公司
View PDF4 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] In order to overcome the problem that the FPGA network management system cannot identify the power failure of the client device, the present invention provides a power failure detection circuit based on the FPGA network management system, which can accurately detect whether the client device or the server is powered off

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Power failure detection circuit based on field programmable gate array (FPGA) network management system and detection method
  • Power failure detection circuit based on field programmable gate array (FPGA) network management system and detection method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] The present invention will be described in further detail below in conjunction with the accompanying drawings and specific embodiments.

[0024] The present invention adopts CLK_50M as the input of the system clock at both the server end and the client end, connects the 50M crystal oscillator, and outputs CLK_25M in the FPGA to provide the clock for the Ethernet chip. The first detection circuit and the second detection circuit are connected through optical fibers, and the interface is PMII interface. RESET is the FPGA system reset input pin, used for system reset. RESET8051 and RESET8995 are the output pins for the FPGA to control the reset of the external microcontroller and Ethernet chip. Their function is to ensure that all chips are in the initial state when the power is turned on, and other chips start to work after the FPGA works normally. CPLD_RUN is an indication that the system is running normally. When it is working normally, it outputs a square wave and an ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a power failure detection circuit based on a field programmable gate array (FPGA) network management system and a detection method. A first detection circuit and a second detection circuit for monitoring the power voltage of the system are respectively arranged at a server and a client, wherein the first detection circuit comprises a first FPGA and a first reset chip; the first FPGA is electrically connected with the first reset chip; the first FPGA is also accessed to a clock signal; the first reset chip is also connected with a power supply delay circuit; the second detection circuit comprises a second FPGA and a second reset chip; the second FPGA is electrically connected with the second reset chip; the second FPGA is also accessed to the clock signal; the second reset chip is also connected with a power supply delay circuit; the first detection circuit is in signal connection with the second detection circuit through a communication link. By adopting the power failure detection circuit, power failure of the client equipment or the server can be accurately detected.

Description

technical field [0001] The invention relates to the field of communication technology, in particular to a power-down detection circuit and detection method based on an FPGA network management system. Background technique [0002] In recent years, FPGA technology has been more and more widely used in the field of electronic design with its unique advantages. The FPGA-based network-managed optical fiber transceiver realizes the monitoring and management of the client device in the server room. However, if the client's communication device fails due to power failure, the server will not be able to receive the data information of the client device. And the monitoring of the client is lost, so it is impossible to judge whether the failure of the client device is due to the damage of the line or device or the problem of the power supply of the device; similarly, sometimes the server has a power failure problem and the staff in the client management device will also It is impossib...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03K17/22G01R19/165
Inventor 郑向东
Owner 广东九博科技股份有限公司
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More