Check patentability & draft patents in minutes with Patsnap Eureka AI!

Method for testing pins of integrated circuit

A test method and integrated circuit technology, applied in the direction of measuring electricity, measuring devices, measuring electrical variables, etc., can solve the problems of high test cost, high test machine purchase cost, low efficiency, etc., and achieve the goal of shortening test time and test cost Effect

Inactive Publication Date: 2014-06-18
成都市中州半导体科技有限公司
View PDF4 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Assuming that there is a 176-pin IC, if a PMU (Precise Measurement Unit) structure testing machine is used, it needs to measure 176*2=352 times, so the test cost is high and the efficiency is relatively low. , each pin has a precision measurement unit) structure testing machine for testing, although parallel testing can be performed, but due to the high purchase cost of the PPMU structure testing machine, the test cost is very high, and the PPMU structure can only test each Whether a pin is open circuit, can not test whether there is a short circuit between adjacent pins

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for testing pins of integrated circuit
  • Method for testing pins of integrated circuit
  • Method for testing pins of integrated circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0016] Embodiments of the present invention will now be described with reference to the drawings, in which like reference numerals represent like elements. As mentioned above, the present invention provides a method for testing integrated circuit pins. The method divides the pins of the integrated circuit into two groups. The two test modes of IOMODE1 test mode and IOMODE2 test mode only need to test the two groups of pins respectively. The test can be completed by performing two tests, which greatly reduces the test time and cost.

[0017] Please refer to figure 1 , figure 1 It is a structural block diagram of a method for testing integrated circuit pins in the present invention. As shown in the figure, a test method for integrated circuit pins of the present invention includes a test module, an I / O (digital-to-analog conversion) interface module and an I / O control module, and the test module is preset to have 20 pins In the chip to be tested and matched with the I / O inter...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for testing pins of an integrated circuit. The method relates to a test module, an I / O (digital-to-analogue conversion) interface module and an I / O control module. The test module is prearranged inside a chip to be tested and matched with the I / O interface module and the I / O control module, the test module conducts testing in an IOMODE1 test mode and in an IOMODE2 test mode, the I / O interface module receives test instructions and controls the test module to be converted between the IOMODE1 test mode and the IOMODE2 test mode, and the I / O control module is used for controlling the I / O direction of the chip to be tested and transmitting the level of the input pins of the chip to be tested to the corresponding output pins. When the test module is used for testing, the whole test can be finished only by conducting two times of testing in the two test modes, and therefore test time is greatly shortened and test cost is greatly lowered.

Description

technical field [0001] The invention relates to the field of integrated circuit testing, in particular to an integrated circuit testing method capable of replacing traditional O / S testing (opening and short circuit testing). Background technique [0002] The traditional O / S test is to verify whether the tested pin is short-circuited with other pins. In the integrated circuit design, in order to protect the IC, each pin is provided with a protection diode between the pin and the ground and the power supply. The O / S test is to test the characteristics of these two diodes. The test principle is: test two diodes separately, when testing the diode between the pin and the power supply, it is to test the voltage drop of the diode of the power supply, add a current of 100uA to the measured pin, and give zero potential to the other pins , or directly grounded. After the diode is turned on, test the level of the pin. If the level is between 0.2V-1.5V, the pin is not short-circuited,...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/02
Inventor 徐正元
Owner 成都市中州半导体科技有限公司
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More