Multicore-oriented reconfigurable fault tolerance system and multicore-oriented reconfigurable fault tolerance method

A fault-tolerant system and multi-core technology, applied in the direction of response errors, etc., can solve the problems of complex system design verification, backwardness, lack of guidance methods and verification methods, etc., to achieve clear division of labor, ensure reliability, and improve system reliability.

Inactive Publication Date: 2014-06-18
BEIJING INST OF CONTROL ENG
View PDF4 Cites 34 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] However, the reconfigurable multi-core system on chip still faces many problems to be solved: the design verification of the system is complicated, and there is a lack of good guidance methods and verification methods; the reconfiguration technology based on dynamic reconfiguration makes full use of the SRAM FPGA Dynamic partial reconfiguration features, but in the space environment, SRAM FPGAs face severe space radiation problems, and reinforcement design issues need to be

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multicore-oriented reconfigurable fault tolerance system and multicore-oriented reconfigurable fault tolerance method
  • Multicore-oriented reconfigurable fault tolerance system and multicore-oriented reconfigurable fault tolerance method
  • Multicore-oriented reconfigurable fault tolerance system and multicore-oriented reconfigurable fault tolerance method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0040] Such as figure 1 As shown, the multi-core in the multi-core reconfigurable fault-tolerant system of the present invention mainly refers to having four processor units, specifically including: four processor units, a fault-tolerant control system and a storage unit; The reconfigurable SRAM type FPGA implements, and the reconfigurable fault-tolerant control module adopts off-chip ASIC or antifuse FPGA to realize, and provides independent storage units for the four processor units and the reconfigurable fault-tolerant control module.

[0041] The specific implementation is as follows:

[0042] 1. Processor unit (PE, Processor Element)

[0043] The processor unit is the main execution unit for system task processing. The specific internal functional structure design of the processor unit in the present invention can be designed and modified according to the system function requirements, and has good tailorability.

[0044] The present invention realizes and adopts the LE...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a multicore-oriented reconfigurable fault tolerance system and a multicore-oriented reconfigurable fault tolerance method. A multi-core processor reconfiguration strategy based on an SOC (System On chip) is adopted for design, a multicore fault tolerance mechanism based on system degradation is provided; by virtue of reconfiguration of working modes of a multi-core processor, the reliability and fault tolerance capability of the system are improved, so that the multicore-oriented reconfigurable fault tolerance system is applicable to complex and severe-environment engineering application such as deep-space exploration.

Description

technical field [0001] The invention relates to a multi-core-oriented reconfigurable fault-tolerant system and method, which are suitable for the design of on-board computer systems in harsh space environments. Background technique [0002] Current space missions put forward higher performance requirements for space electronic systems represented by spaceborne computers, mainly in terms of system size, power consumption, performance, and reliability. The traditional spaceborne computer is facing the need of upgrading, and there is an urgent need to find a new system architecture. [0003] System on Chip (SoC) technology, as a new application-specific integrated chip design method, has achieved rapid development in civilian and military applications, especially multi-core System on Chip (MPSoC) with its high integration, low power consumption, high performance, and high reliability. The characteristics are gradually adopted by aerospace agencies at home and abroad. However,...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F11/07
Inventor 张少林杨孟飞刘鸿瑾肖爱斌刘波华更新吴一帆杨桦刘淑芬姜宏王若川吴军谭彦亮曹志威
Owner BEIJING INST OF CONTROL ENG
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products