Check patentability & draft patents in minutes with Patsnap Eureka AI!

An on-chip reference clock generation circuit and method

A technology for generating circuits and reference clocks, applied to electrical components, automatic power control, etc., can solve the problems of increasing and reducing costs, large chip area, unfavorable integration of discrete devices, etc., and achieve high stability

Active Publication Date: 2017-06-13
SHENZHEN UNIV
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, in the standard CMOS process widely used at present, it is still facing many challenges to realize a highly stable on-chip reference clock generation circuit under the conditions of process, power supply voltage and temperature variation.
In view of the above problems, the on-chip oscillator based on the RC self-calibration method is mainly used at present, but this method requires discrete resistors and capacitors with small temperature coefficients outside the chip, and the use of discrete devices is not conducive to the improvement and reduction of integration. cost, and the additional calibration circuit takes up a large chip area

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • An on-chip reference clock generation circuit and method
  • An on-chip reference clock generation circuit and method
  • An on-chip reference clock generation circuit and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] In order to have a clearer understanding of the technical features, purposes and effects of the present invention, the specific implementation manners of the present invention will now be described in detail with reference to the accompanying drawings.

[0035] Such as figure 1As shown, it is a schematic structural diagram of an embodiment of an on-chip reference clock generation circuit of the present invention, the on-chip reference clock generation circuit includes a fully differential ring oscillator circuit 10 formed by cascading a plurality of identical delay units, respectively connected to each A temperature compensation circuit 20 connected to a delay unit, a comparator 30 connected to the two output terminals of the last stage of delay unit, and a delay phase-locked loop 40 connected to the output terminals of the comparator 30 . Among them: because the fully differential ring oscillation circuit 10 is formed by cascading a plurality of identical delay units, ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an on-chip reference clock generating circuit and a method thereof. The on-chip reference clock generating circuit includes a fully differential ring oscillation circuit (10) formed by cascading a plurality of delay units, respectively connected to each delay unit A temperature compensation circuit (20), a comparator (30) connected to the two output terminals of the last-stage delay unit, and a delay phase-locked loop (40) connected to the output terminals of the comparator (30). The beneficial effect of implementing the present invention is that the on-chip integration of the oscillating circuit is realized by adopting the method of temperature compensation, and combined with the low-pass filtering characteristics of the delay phase-locked loop for phase jitter, under the condition of relatively low complexity, a complete On-chip integrated, highly stable on-chip reference clock generation circuit.

Description

technical field [0001] The invention relates to an on-chip reference clock generation circuit and method capable of realizing high stability, full integration and low-cost on-chip reference clock signal. Background technique [0002] For most system-on-chip designs, the oscillator circuit is an essential component that provides the clock for the chip. In wireless radio frequency communication systems, the stability of the reference clock determines the accuracy of frequency synthesis and affects the accuracy of data transmission and processing. In a digital system, the stable and reliable operation of the system also depends heavily on the stability of the clock. There are currently two main ways to provide a reference clock for the system: crystal and oscillator circuit. [0003] Crystals can be divided into active crystals and passive crystals. Among them, the oscillation frequency of active crystals has extremely high stability with changes in temperature, process and p...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03L7/083
Inventor 李琰俞航刘少华姜来纪震
Owner SHENZHEN UNIV
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More