Any-order checker board image assembly generating method based on FPGA

A checkerboard and screen technology, applied in instruments, static indicators, etc., can solve the problems of high hardware requirements of signal generators, insufficient detection of liquid crystal displays, large amount of bmp image data, etc., to reduce cache capacity and improve speed. , the effect of fast response

Active Publication Date: 2014-11-12
WUHAN JINGCE ELECTRONICS GRP CO LTD
View PDF4 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The traditional picture signal generator uses bmp (Bitmap) image as the image source. When testing large-screen and high-resolution liquid crystal displays, the corresponding bmp image has a large amount of data, which requires high hardware requirements for the signal generator. The picture is not smooth
Under the premise of not increasing the hardware cost, FPGA (based on the hardware structure of FPGA to generate picture data such as figure 1 As shown, it includes a human-computer interaction module, a data analysis module, an image signal generator, a synchronous dynamic random access memory, a synchronous dynamic random access memory controller and an image output encoding module, wherein the data analysis module, an image signal generator, and a synchronous dynamic random access memory , synchronous dynamic random memory controller and image output encoding module are all FPGA internal components) to generate picture data, that is, the scheme of logic picture to replace part of bmp picture, but it is limited to the simplest logic picture (such as horizontal gradient picture, rectangle images with fixed styles such as border images and rectangle fill images), so there is a problem of insufficient detection of liquid crystal displays
At present, it is not possible to use FPGA to generate complex logic screens such as checkerboard screen components of any order

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Any-order checker board image assembly generating method based on FPGA
  • Any-order checker board image assembly generating method based on FPGA

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0013] Below in conjunction with accompanying drawing and specific embodiment the present invention is described in further detail:

[0014] A method for generating a checkerboard picture component of any order based on FPGA, comprising the steps of:

[0015] Step 1: According to the position information of the checkerboard picture to be constructed, the control data analysis module sends the horizontal coordinate information and vertical coordinate information of the upper left vertex of the checkerboard picture to the image signal generator, and the horizontal coordinate information and vertical coordinate information of the lower right vertex (the checkerboard picture can be positioned like this); Simultaneously, according to the color information control data analysis module of the checkerboard picture that needs to build, send the first color value of the checkerboard and the second color value of the checkerboard to the image signal generator; Simultaneously, according to...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses an any-order checker board image assembly generating method based on an FPGA. The any-order checker board image assembly generating method based on the FPGA comprises the steps that (1), checker board image peak coordinate information, checker board image color value information and checker board image order information are sent to an image signal generator; (2) horizontal coordinate points within the range of a checker board image are divided into a plurality of continuous horizontal blocks, each horizontal block with the serial number as an odd number is tagged with a first tagged value, each horizontal block with the serial number as an even number is tagged with a second tagged value, the vertical coordinate points within the range of the checker board image are divided into a plurality of continuous vertical blocks, each vertical block with the serial number as an odd number is tagged with a first tagged value, and each vertical block with the serial number as an even number is tagged with a second tagged value; (3), each coordinate point within the range of the checker board image is scanned, if the horizontal tagged value of the scanned coordinate point and the vertical tagged value of the scanned coordinate point are identical, the color value of the scanned point is set as a first color value, and the color value of the scanned point is set as a second color value otherwise. According to the any-order checker board image assembly generating method based on the FPGA, an any-order checker board image assembly, as a complicated logic image, is generated through the FPGA.

Description

technical field [0001] The invention relates to the technical field of liquid crystal module testing, in particular to an FPGA (Field-Programmable Gate Array, Field Programmable Gate Array)-based method for generating checkerboard picture components of any order. Background technique [0002] With the increasing popularity of home theaters, large-screen, high-resolution liquid crystal displays have gradually become the mainstream. In the production process of liquid crystal displays, they need to be detected by picture signal generators. [0003] The traditional picture signal generator uses bmp (Bitmap) image as the image source. When testing large-screen and high-resolution liquid crystal displays, the corresponding bmp image has a large amount of data, which requires high hardware requirements for the signal generator. The picture is not smooth. Under the premise of not increasing the hardware cost, FPGA (based on the hardware structure of FPGA to generate picture data s...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G09G3/00
Inventor 彭骞余胜辉欧昌东邓标华陈凯沈亚非
Owner WUHAN JINGCE ELECTRONICS GRP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products