Detachable and assembleable semiconductor package stack structure and preparation method thereof
A technology of stacking structure and packaging body, applied in semiconductor/solid-state device manufacturing, semiconductor devices, semiconductor/solid-state device components, etc. Effects of stack height, improved reliability, lower cost
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0030] see figure 2 , the present invention relates to a detachable and assembleable semiconductor package stack structure, including a substrate 20 with via holes 200 , pads 201 and ink 202 on the substrate 20 . The substrate 20 may include one or more layers of organic dielectric material or composite dielectric material or lead frame.
[0031] The pads 201 on the substrate 20 may be interconnected with contacts (not shown) on the upper and lower surfaces of the substrate 20 through conductive elements (not shown) on the substrate 20 .
[0032] The bonding pad 201 may be connected to a contact (not shown) on the substrate 20 connected to the microelectronic element 30 through a conductive element (not shown).
[0033] The pad 201 is arranged outside the through hole 200, when the connector 50 is arranged above the through hole 200, the ink can be added between the pad 201 and the through hole 200 202 , used to prevent solder from blocking the through hole 200 .
[0034] ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


