A double-sided heat dissipation semiconductor packaging structure and packaging method thereof
A packaging structure, double-sided heat dissipation technology, applied in semiconductor devices, semiconductor/solid-state device manufacturing, semiconductor/solid-state device components, etc., can solve problems such as difficulty in ensuring accuracy, heat sink glue overflow, chip damage, etc., to improve Package quality, the effect of improving the overall heat dissipation performance
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0030] figure 1 It is a package structure diagram of a double-sided heat dissipation semiconductor provided in Embodiment 1 of the present invention. Such as figure 1 As shown, the double-sided heat dissipation semiconductor package structure includes:
[0031] A lead frame 101, the lead frame includes a chip holder, inner leads and outer leads.
[0032] The first bonding material 102 is located on the chip holder.
[0033] A chip 103 , the chip 103 is located on the first bonding material 102 .
[0034] The second bonding material 104 is located on the chip 103 .
[0035] The heat sink 105 is located on the second bonding material 104 .
[0036] Colloid 106, the colloid 106 is coated with the lead frame 101, the chip 103 and the heat sink 105, the bottom surface of the chip holder and the top surface of the heat sink 105 are exposed to the colloid;
[0037] The first bonding material 102 and the second bonding material 104 contain small balls with high temperature resis...
Embodiment 2
[0044] figure 2 It is a flow chart of the double-sided heat dissipation semiconductor packaging method provided by the second embodiment of the present invention. Such as figure 2 As shown, the packaging method of the double-sided heat dissipation semiconductor includes:
[0045] Step 201, prepare a lead frame, the lead frame includes a chip holder, inner pins and outer pins;
[0046] Step 202, using the first bonding material to weld the chip on the chip holder;
[0047] Step 203, using a second bonding material to weld the heat sink to the chip;
[0048] Step 204, sending the chip soldered to the heat sink directly into an oven for baking, and after baking, the bonding material is cured, and the overall height of the semiconductor is determined;
[0049] Step 205, pasting an adhesive film on the back of the lead frame, and performing injection molding;
[0050] Wherein, the first bonding material and the second bonding material in step 202 and step 203 contain small b...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com