Unlock instant, AI-driven research and patent intelligence for your innovation.

Memory with local-/global bit line architecture and additional capacitance for global bit line discharge in reading

A technology of local bit line and global bit line, which is applied in the direction of static memory, digital memory information, information storage, etc., and can solve the problem of increasing the total capacitance

Active Publication Date: 2016-01-06
SURECORE
View PDF5 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the case of a single bitline connected to all memory cells in a column, the total capacitance can become large, and each local bitline sees only part of this load

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Memory with local-/global bit line architecture and additional capacitance for global bit line discharge in reading
  • Memory with local-/global bit line architecture and additional capacitance for global bit line discharge in reading
  • Memory with local-/global bit line architecture and additional capacitance for global bit line discharge in reading

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0089] As noted above, in a standard read operation on a memory device with a hierarchical bitline arrangement, the switches connecting the local and global bitlines operate at about the same time the wordline goes high to connect the memory cell to the local bitline. The memory cell then induces current from the local and global bit lines to produce a voltage change on the global bit line.

[0090] now refer to Figure 5 , shows a timing diagram describing an embodiment of an alternative read operation for a memory device with a hierarchical bitline arrangement, where the activation times of switches between local and global bitlines are varied. In doing so, the optional read operation relies on charge sharing between the local and global bit lines. Charge sharing is a common technique used to generate voltage levels in many circuits. It works by charging two capacitive elements to different voltage levels, and then connecting the two capacitive elements together (parallel)...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

There is provided a memory unit comprising one or more global bit lines connected to a sense amplifier, and a plurality of memory cells that are grouped into a plurality of memory cell groups, each memory cell group having one or more local bit lines operatively connected to each of the memory cells in the memory cell group. Each memory cell group is configured such that, when a memory cell of the memory cell group is being read, the one or more local bit lines of the memory cell group are provided as inputs to a logic circuit and are not connected to the global bit lines, the logic circuit being configured to cause a capacitance element to be connected to one of the one or more global bit lines in dependence upon the states of the one or more local bit lines of the memory cell group.

Description

technical field [0001] The present invention relates to memory devices providing digital data storage. In particular, the present invention provides apparatus and methods for reducing the overall operating power of a memory device having a hierarchical bit line arrangement. Background technique [0002] Data storage is a basic need of almost all modern digital electronic systems. Static read / write memory (SRAM) comprises a major portion of this functionality and is relatively easy to integrate into semiconductor devices along with large amounts of logic, providing fast access and low power. With the advent of deep submicron (DSM) geometry silicon processing, the task of achieving reliable storage while maintaining low power consumption has become increasingly difficult; The proliferation of electronic devices has increased. [0003] A common memory cell design is the figure 1 A 6-transistor circuit is shown, and includes a storage element consisting of two back-to-back i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G11C11/419G11C7/12G11C7/18
CPCG11C7/12G11C7/18G11C11/419G11C2207/005G11C7/06
Inventor A·斯坦斯菲尔德
Owner SURECORE
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More