Memory with local-/global bit line architecture and additional capacitance for global bit line discharge in reading
A technology of local bit line and global bit line, which is applied in the direction of static memory, digital memory information, information storage, etc., and can solve the problem of increasing the total capacitance
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0089] As noted above, in a standard read operation on a memory device with a hierarchical bitline arrangement, the switches connecting the local and global bitlines operate at about the same time the wordline goes high to connect the memory cell to the local bitline. The memory cell then induces current from the local and global bit lines to produce a voltage change on the global bit line.
[0090] now refer to Figure 5 , shows a timing diagram describing an embodiment of an alternative read operation for a memory device with a hierarchical bitline arrangement, where the activation times of switches between local and global bitlines are varied. In doing so, the optional read operation relies on charge sharing between the local and global bit lines. Charge sharing is a common technique used to generate voltage levels in many circuits. It works by charging two capacitive elements to different voltage levels, and then connecting the two capacitive elements together (parallel)...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com
