Low-power-consumption comparator applied to pipelined ADC

A pipelined, low-power technology, used in instruments, energy-saving methods, signal transmission systems, etc., can solve the problems of consuming static power consumption, reducing static power consumption of pre-amplifiers, etc., to achieve low power consumption, reduce equivalent Effect of Input Offset Voltage

Active Publication Date: 2016-07-06
SOUTHEAST UNIV
View PDF7 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the pipelined ADC design, the design of a low-power comparator with relatively moderate input offset voltage is very important, which is related to the speed, accuracy, power consumption and chip area of ​​the entire ADC. To reduce the input offset voltage, it i

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Low-power-consumption comparator applied to pipelined ADC
  • Low-power-consumption comparator applied to pipelined ADC
  • Low-power-consumption comparator applied to pipelined ADC

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] The present invention will be further described below in conjunction with the accompanying drawings.

[0027] Such as figure 1 Shown is a low-power comparator applied to a pipelined ADC, including a first-stage pre-amplification circuit, a second-stage amplifying circuit, and a latch circuit; the pre-amplification circuit includes a first PMOS transistor MP1, a second PMOS transistor MP2, a third PMOS transistor MP3, a first NMOS transistor MN1 and a second NMOS transistor MN2, the second stage amplifier circuit includes a fourth PMOS transistor MP4, a fifth PMOS transistor MP5, a third NMOS transistor MN3 and a fourth NMOS transistor tube MN4, the latch circuit includes a sixth PMOS tube MP6 and a seventh PMOS tube MP7, a fifth NMOS tube MN5 and a sixth NMOS tube MN6; the specific structure of the circuit is:

[0028] The source of the first PMOS transistor MP1 is connected to the drain of the third PMOS transistor MP3, the gate of the first PMOS transistor MP1 is con...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a low-power-consumption comparator applied to a pipelined ADC. The low-power-consumption comparator comprises a first-stage pre-amplification circuit, a second-stage amplification circuit and a latch circuit, wherein the first-stage pre-amplification circuit is composed of three PMOS pipes and two NMOS pipes, the tail current pipe and the load pipe of the first-stage pre-amplification circuit work under the control of a sampling clock, and the first-stage pre-amplification circuit outputs to the second-stage amplification circuit for further amplifying; the first-stage pre-amplification circuit opens when the falling edge of the sampling clock arrives, turns off when the falling edge of the sampling clock ends, completes latching before the maintenance phase arrives, and completes comparison operation by using the non-overlapped time of the two phases; and the second-stage amplification circuit resets the latch circuit when sampling, and further amplifies the output signal of the first-stage pre-amplification circuit and sends the amplified signal to the latch circuit. Compared with the traditional comparator, the comparator provided by the invention has the advantage of low zero static power consumption.

Description

technical field [0001] The invention relates to a low power consumption comparator applied to pipeline ADC. Background technique [0002] With the increasing popularity of portable device applications, low power consumption and high speed have become the two mainstream directions of ADC design. In the design of pipeline ADC, the design of relatively moderate input offset voltage low-power comparator is very important, which is related to the speed, accuracy, power consumption and chip area of ​​the entire ADC. To reduce the input offset voltage, it is often in the lock There is a pre-amplifier before the register, but the pre-amplifier often consumes a certain amount of static power consumption, so in order to design a low-power comparator, it is often necessary to reduce the static power consumption of the pre-amplifier. The working speed of the comparator also affects the working speed of the entire ADC. The result of the comparator determines the connection relationship ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H03M1/38H03M1/00
CPCH03M1/002H03M1/38
Inventor 吴建辉孙杰刘畅李红
Owner SOUTHEAST UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap