Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Fin field effect transistor and method of forming the same

A fin field effect and transistor technology, which is applied in semiconductor devices, semiconductor/solid state device manufacturing, electrical components, etc., can solve the problems that the performance of fin field effect transistors needs to be improved, so as to improve the short channel effect and increase the effective length , The effect of enhanced electric field control ability

Active Publication Date: 2020-03-10
SEMICON MFG INT (SHANGHAI) CORP +1
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] However, the performance of fin field effect transistors formed by existing technologies needs to be improved

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fin field effect transistor and method of forming the same
  • Fin field effect transistor and method of forming the same
  • Fin field effect transistor and method of forming the same

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0031] Figure 1 to Figure 7 It is a structural schematic diagram of the formation process of the fin field effect transistor in the first embodiment of the present invention.

[0032] refer to figure 1 , providing a semiconductor substrate 100 .

[0033] In this embodiment, the material of the semiconductor substrate 100 is single crystal silicon.

[0034] It should be noted that, since a part of the semiconductor substrate 100 will form a fin in the subsequent process, the material of the fin must be a single crystal material, so the material of the semiconductor substrate 100 needs to be a single crystal silicon material.

[0035] In this embodiment, the crystal orientation of the surface of the semiconductor substrate 100 is . In other embodiments, the surface of the semiconductor substrate 100 may also choose other crystal orientations, such as , , or , and so on.

[0036] continue to refer figure 1 , forming a patterned mask layer 110 on the semiconductor substrat...

no. 2 example

[0071]The difference between the second embodiment and the first embodiment is that a trench is formed in the semiconductor substrate, and two corresponding pairs of trench depressions are formed on the sidewalls on both sides of the trench, each pair of trench depressions is respectively located in the trench The sidewalls on both sides of the groove, the semiconductor substrate between the adjacent grooves are used as fins, and the regions of the pair of recesses in the grooves form the pair of fin protrusions. The parts of the second embodiment that are the same as those of the first embodiment will not be described in detail again.

[0072] Figure 8 to Figure 11 It is a structural schematic diagram of the formation process of the fin field effect transistor in the second embodiment of the present invention.

[0073] refer to Figure 8 , Figure 8 for in Image 6 Based on the schematic diagram formed, after the second wet etching, a second protection layer 260 is forme...

no. 3 example

[0095] The difference between the third embodiment and the second embodiment is that a trench is formed in the semiconductor substrate, and three corresponding pairs of trench depressions are formed on the sidewalls of the two sides of the trench, and each pair of trench depressions is respectively located at The sidewalls on both sides of the grooves, the semiconductor substrate between the adjacent grooves serve as fins, and the regions of the pairs of recesses in the grooves form the pairs of fins and protrusions. The parts of the third embodiment that are the same as those of the second embodiment will not be described in detail.

[0096] Figure 12 to Figure 15 It is a structural schematic diagram of the formation process of the fin field effect transistor in the third embodiment of the present invention.

[0097] refer to Figure 12 , Figure 12 for in Figure 10 Based on the schematic diagram formed, after the third wet etching, a third protective layer 390 is forme...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a fin field effect transistor and a formation method thereof. The method comprises the steps that a semiconductor substrate is provided; and partial thickness of the semiconductor substrate is etched, grooves are formed in the semiconductor substrate, multiple corresponding groove recess pairs are formed on the sidewalls of the two sides of the grooves, the semiconductor substrate between the adjacent grooves acts as a fin, and the regions of the groove recess pairs form fin bulge pairs. The fin control capability of the gate structure can be enhanced and the short channel effect can be improved by the method.

Description

technical field [0001] The invention relates to the field of semiconductor manufacturing, in particular to a fin field effect transistor and a forming method thereof. Background technique [0002] MOS transistors are one of the most important components in modern integrated circuits. The basic structure of a MOS transistor includes: a semiconductor substrate; a gate structure located on the surface of the semiconductor substrate, and source and drain regions located in the semiconductor substrate on both sides of the gate structure. The MOS transistor generates a switching signal by applying a voltage to the gate structure and adjusting the current through the channel at the bottom of the gate structure. [0003] With the development of semiconductor technology, the ability of the traditional planar MOS transistor to control the channel current becomes weaker, resulting in serious leakage current. Fin Field Effect Transistor (Fin FET) is an emerging multi-gate device, whic...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/336H01L29/78
CPCH01L29/66795H01L29/785
Inventor 张海洋王彦
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com