Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Clock synchronization method and device

A clock synchronization and clock technology, which is applied to synchronization devices, synchronization error correction, time division multiplexing systems, etc. level, the effect of improving clock synchronization performance, and improving test performance

Inactive Publication Date: 2017-08-29
BEIJING AEROSPACE AUTOMATIC CONTROL RES INST +1
View PDF3 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This method has high synchronization accuracy, but its disadvantages are that the cost is too high and the operation is cumbersome and not easy
The second implementation method is to introduce high-frequency and high-precision clock signals in each node of the network, which generally costs more, is prone to interference, and has low anti-interference ability
As mentioned above, the existing internal clock synchronization design is generally based on a unified, high-precision (frequency stability is generally better than 1ppm), high-frequency (several MHz to tens of MHz) clock reference source (generally using a temperature-compensated crystal oscillator) ), the design cost is high, the volume is large, and the high frequency brings difficulties to the internal wiring of the whole machine, which is prone to interference, interference or jitter

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Clock synchronization method and device
  • Clock synchronization method and device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0043] figure 1 It is a flowchart of a clock synchronization method in the first embodiment of the present invention. This embodiment is applicable to the situation where the internal clock needs to be synchronized and time corrected. The method can be executed by a clock synchronization device, where the device can be Software and / or hardware implementation. reference figure 1 The clock synchronization method provided in this embodiment may specifically include the following steps:

[0044] S110. Receive pulse signals continuously sent by the center board at intervals of a preset duration from time zero, and the time value of the corresponding center board when the first pulse signal is received is equal to the value of the preset duration .

[0045] Specifically, the preset duration is less than 5.2s, and the preset duration is a positive integer. For example, when the preset duration T=5s, the pulse signal sent by the center board is continuously sent at an interval of 5s fr...

Embodiment 2

[0058] figure 2 It is a structural diagram of a clock synchronization device in the second embodiment of the present invention. This embodiment can be applied to a situation where the internal clock needs to be synchronized time correction. reference figure 2 The clock synchronization device provided in this embodiment may specifically be as follows:

[0059] The receiving module 210 is configured to receive pulse signals continuously sent by the center board at a preset time interval from time zero, and the time value of the corresponding center board when the first pulse signal is received is the same as the preset time The values ​​of the duration are equal;

[0060] The recording module 220 is used to count and record the serial numbers of the continuously sent pulse signals;

[0061] The correction module 230 is configured to correct the clock of the board to be synchronized according to the serial number and the preset time length, so that the clock of the board to be sync...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention discloses a clock synchronization method and device. The method comprises: receiving pulse signals continuously sent by a center plate card from zero time through taking a preset duration as an interval, wherein when a first pulse signal is received, the corresponding time value of the center plate card is equal to the value of the preset duration; performing statistics and recording of sequence numbers of the continuously sent pulse signals; and according to the sequence numbers and the preset duration, correcting the clock of a plate card to be synchronized to allow the clock of the plate card to be synchronized to synchronize the clock of the center plate card. The clock synchronization method and device improve the clock synchronization precision level of a missile and a carried rocket control system device so as to improve the test performance of the system.

Description

Technical field [0001] The present invention relates to clock synchronization technology, in particular to a clock synchronization method and device. Background technique [0002] Clock synchronization is an important technology of distributed control systems and distributed test systems. It is used to realize the clock synchronization of each control unit, execution unit or test unit in the system, so as to achieve the purpose of coordinating the work of each unit in the system. [0003] Clock synchronization technology includes physical clock synchronization and logical clock synchronization. The physical logic clock synchronization only means that the sequence of events in the network system is consistent in logical order, and does not require consistency in time sequence. The physical clock synchronization requires complete consistency in timing. [0004] The physical clock synchronization includes internal synchronization and external synchronization. External synchronization...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04J3/06H04L7/00
CPCH04J3/0685H04L7/0016H04L7/0087
Inventor 叶绍凯高飞张磊李慧李妍妍朱榕赵阳赵娜李辉何波赵民江思荣段然袁心成滕鑫
Owner BEIJING AEROSPACE AUTOMATIC CONTROL RES INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products