A FPGA-based tcp/ip header verification device and method

A header and verification module technology, applied in the field of FPGA-based TCP/IP header verification device, to achieve the effect of ensuring correctness, easy implementation, and solving misjudgment

CN107248903BActive Publication Date: 2019-10-25XIDIAN UNIV

5 Cites 0 Cited by

Patent Information

Authority / Receiving Office: CN · China
Patent Type: Patents(China)
Current Assignee / Owner: XIDIAN UNIV
Publication Date: 2019-10-25

Smart Images

Figure 1
Figure 2

Patent Text Reader

Abstract

The invention provides an FPGA-based TCP / IP header verification device and method, and is used for solving the technical problems of data misjudgment in the verification and calculation method in the prior art. The verification device comprises six modules realized in the FPGA. An under verification data header storage module receives and stores TCP / IP data packet header information. A receiving data header verification module judges the level state of a verification signal and reads the TCP / IP data packet header information to perform receiving verification and calculation if the verification signal is in the high level. A transmitting data header verification module judges the level state of the verification signal and reads the TCP / IP data packet header information to perform transmitting verification and calculation if the verification signal is in the low level. A special data search and de-specialization processing module acquires a de-specialization factor and transmits the de-specialization factor. A receiving verification and integration module and a transmitting verification and integration module acquire and output receiving verification and transmitting verification by integrating the de-specialization factor.

Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention belongs to the technical field of network communication protocol data processing and data communication, and particularly relates to an FPGA-based TCP / IP header verification device and method, which can be used in a TCP / IP communication system to judge the correctness of a transmission data stream. Background technique

[0002] In the TCP / IP network communication system, due to external interference such as temperature, radiation, communication distance, network environment, etc. when the data stream is transmitted on the line, the data stream received by the receiver is inconsistent with the data stream sent by the sender. Phenomenon. In order to avoid the adverse effects of the above phenomena on the communication quality, TCP / IP uses the header checksum in network communication to ensure the integrity and accuracy of data.

[0003] The IP header checksum field is a checksum code calculated based on the IP header, and it does not calcu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine

Login to View More