Semiconductor device and access management method

An access management, semiconductor technology used in the field of controlling access to shared resources to ensure exclusivity

Inactive Publication Date: 2017-10-20
RENESAS ELECTRONICS CORP
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

So there is the problem that each CPU can block access and / or commit identity fraud, etc., whether on purpose or due to a fault

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device and access management method
  • Semiconductor device and access management method
  • Semiconductor device and access management method

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0033] Next, details of an embodiment are explained. figure 2 is a block diagram showing a simplified configuration example of the semiconductor device 20 according to the first embodiment. Such as figure 2 As shown, semiconductor device 20 includes processing units 210A and 210B, shared memory 220A, peripheral function units 220B and 220C, assurance unit 230 , failure detection units 240A and 240B, and interrupt control unit 250 . It should be noted that two processing units are shown as figure 2 processing unit in . However, the number of processing units is not limited to two as long as the semiconductor device 20 includes at least two processing units. It should be noted that in the following description, the plurality of processing units 210A and 210B may be simply referred to as "processing unit 210" when there is no need to distinguish them from each other. Also, the plurality of failure detection units 240A and 240B may be simply referred to as "failure detectio...

no. 2 example

[0083] Next, a second embodiment is explained. Differences from the first embodiment are explained in detail below, and explanations of configurations and operations similar to those of the first embodiment are omitted. In the semiconductor device 20 according to the first embodiment, when a failure occurs in the processing unit 210, the update unit 232 of the guarantee unit 230 changes the access control so that another processing unit 210 which takes over the processing of the failed processing unit 210 can access Access destinations required to process transfers.

[0084] In contrast, when a failure occurs in the processing unit 210, the semiconductor device 20 according to this embodiment not only changes the access control as described in the first embodiment above, but also changes the access control so that the predetermined processing unit 210 is prohibited from accessing intended destination of visit. Specifically, for example, when the processing unit 210 fails, in...

no. 3 example

[0107] In the above-described embodiment, when a failure in the processing unit 210 is detected only once, the access control is changed. Unlike this, in this embodiment, access control is changed when failures in the same processing unit 210 are detected more than a predetermined number of times. Figure 8 is a block diagram showing a simplified configuration example of the semiconductor device 30 according to the third embodiment. Such as Figure 8As shown, the semiconductor device 30 differs from the semiconductor device 20 in that the semiconductor device 30 includes retry units 300A and 300B. Regarding the configuration and operation of the semiconductor device 30 , only differences from the semiconductor device 20 are explained in detail below, and explanations of similar configurations and operations to the semiconductor device 20 are appropriately omitted. It should be noted that in the following description, the plurality of retry units 300A and 300B may be simply r...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A semiconductor device includes a plurality of processing units, a shared resource shared by the plurality of processing units, and a guard unit. The guard unit restricts and thereby controls access to the shared resource by a processing unit, and changes, when a processing unit has failed, control of access so that another processing unit that takes over a process of the failed processing unit is permitted to access at least a part of an access destination which the failed processing unit has been permitted to access.

Description

technical field [0001] The present invention relates to a semiconductor device and an access management method. For example, the present invention relates to a semiconductor device and an access management method for controlling access to shared resources. Background technique [0002] There are situations where a system needs to continue its operation even when some type of failure or problem occurs. As such systems, various systems known as fault-tolerant systems are known. [0003] For example, Japanese Unexamined Patent Application Publication No. H5-204689 discloses a control device including: a database configured to hold in advance program groups and data groups for executing predetermined functions, such as various information items; a plurality of CPUs ; and an interface for peripheral devices, and to perform subsequent control. That is, in the control device disclosed in Japanese Unexamined Patent Application Publication No. H5-204689, a specific CPU among a plu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/20G06F21/79
CPCG06F11/20G06F21/79
Inventor 多木良孝
Owner RENESAS ELECTRONICS CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap