Arbitrary frequency dividing ratio clock generation circuit
A technology of clock generation circuit and frequency division ratio, applied in the direction of electric pulse generator circuit, differential amplifier to generate pulses, etc., can solve the problem of high hardware cost of clock generator
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0024] In some circuitry, there may be a need to divide the time base by a non-integer frequency. In the prior art, a phase-locked loop circuit may be used to implement non-integer frequency division of the time base. However, the existing time-base non-integer frequency division circuit has large hardware overhead and is easily affected by the environment. If an additional oscillator is directly used to generate a required clock signal, it will also face the problem of high hardware overhead.
[0025] In the embodiment of the present invention, the first charge storage is charged and discharged monotonously and linearly with a preset period, so that the level of the output signal of the comparator jumps periodically, thereby realizing the frequency division processing of the original clock signal. By setting the capacitance value of the first charge storage device with a preset target frequency division ratio N, the original clock signal can be divided by N. Compared with us...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


