Extensible reconfigurable multi-core processor connection method

A multi-core processor and connection method technology, which is applied to the architecture with a single central processor, electrical digital data processing, instruments, etc. Great flexibility and the effect of improving the utilization area

Inactive Publication Date: 2018-03-16
WUHAN UNIV OF SCI & TECH
View PDF3 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

When there are a large number of on-chip devices, the bus and crossbar connection methods cannot meet the requirements of low latency and high communication traffic inside the chip

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Extensible reconfigurable multi-core processor connection method
  • Extensible reconfigurable multi-core processor connection method
  • Extensible reconfigurable multi-core processor connection method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] In order to facilitate those skilled in the art to better understand the present invention, the present invention will be described in further detail below in conjunction with the accompanying drawings and specific embodiments. The following is only exemplary and does not limit the protection scope of the present invention.

[0028] Such as figure 1 As shown, a scalable reconfigurable multi-core processor connection method described in the present invention includes the following steps:

[0029] S1. Establish a reconfigurable on-chip resource array

[0030] For a chip with reconfigurable resources, let the chip be chip C, and each basic reconfigurable unit is called a programmable logic block (Programmable Logic Block, PLB), and all programmable logic blocks are arranged in rows and columns on the chip On C, it is assumed that there are (m+1) rows and (n+1) columns of programmable logic blocks on chip C. A wiring space is reserved between adjacent programmable logic b...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses an extensible reconfigurable multi-core processor connection method. The method comprises the steps that S1, a reconfigurable on-chip resource array is established; S2, a reconfigurable multi-core network-on-chip is established; S3, on-chip routers are configured at intersections of connecting lines of the network-on-chip; and S4, programmable logic blocks are connected tothe on-chip routers. The technical scheme has high efficiency and flexibility, the network-on-chip and the reconfigurable technology are combined, all the programmable logic blocks are connected through the on-chip routers, therefore, connection on a chip is realized not through a bus but through the network-on-chip, wiring width is reduced, the utilization area of the chip is enlarged, and the extensible on-chip connection method is provided.

Description

technical field [0001] The invention relates to an expandable and reconfigurable multi-core processor connection method, which belongs to the technical field of reconfigurability. Background technique [0002] Reconfigurable computing is regarded as an effective solution that can combine the high flexibility of traditional processors with the high processing efficiency of ASIC (Application Specific Integrated Circuit). Due to the good adaptability of the reconfigurable architecture, the processing speed can be accelerated through different granularities of parallelism for different applications. Among reconfigurable devices, FPGA (Field-Programmable Gate Array) is the most widely used reconfigurable device. Dynamically rechargeable and configurable FPGA is an important basis for realizing hardware-level multitasking. [0003] The integration of multiple processing cores on a single chip has brought a new challenge, that is, how to connect a large number of on-chip devices....

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F15/78
CPCG06F15/7871
Inventor 胡威沈欢蔡熙隆郭宏蒋旻张凯刘小明刘俊王磊贺娟娟
Owner WUHAN UNIV OF SCI & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap