PCIE (Peripheral Component Interconnect Express) BOX board with PCIE card and GPU (Graphics Processing Unit) hyperoperation function

A function, PCA9555 technology, applied in the field of server BOX board design, can solve the problems of lower board performance, poor heat dissipation, and reduced board use space

Inactive Publication Date: 2018-04-13
ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
View PDF7 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] Because the BOX board needs to strictly abide by the signal routing specifications when designing the schematic diagram and layout design, so as to ensure the signal quality and the realization of the design function of the board; but the high-density layout and routing reduces the space used by the board.
This affects the quality of the signal to a certain extent and reduces the performance of the board
Therefore, the BOX board that integrates 16 sets of PCIE signals and supports hot-swappable and high-power consumption GPU cards will have problems such as high-density motherboard layout and wiring, poor heat dissipation, and large losses.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • PCIE (Peripheral Component Interconnect Express) BOX board with PCIE card and GPU (Graphics Processing Unit) hyperoperation function
  • PCIE (Peripheral Component Interconnect Express) BOX board with PCIE card and GPU (Graphics Processing Unit) hyperoperation function
  • PCIE (Peripheral Component Interconnect Express) BOX board with PCIE card and GPU (Graphics Processing Unit) hyperoperation function

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0018] The specific structure of the PCIE BOX board described in the present invention will be described below through an embodiment.

[0019] The specific implementation scheme that the PCIE BOX board technology of the present invention realizes is as attached figure 1 shown (Switch5-Switch8 not shown); BOX and PCIE Expand card, EMC board connection block diagram as attached figure 2 shown.

[0020] BOX board power supply mainly includes P12V, P3V3, P3V3_STBY. P12V power comes from the EMC board; P12V_STBY uses the P12V obtained from the soft start line, and P12V generates P3V3 and P3V3_STBY power through the power chip.

[0021] There are three main functions of the BOX board, specifically the PCIE hot-swappable function, the Switch switches PCIEX8 to PCIEX16 line, and the GPU card can be inserted to realize data acceleration calculation, and the BMC (Baseboard Management Controller) chip of the EMC board monitors the BOX board through the SMBUS bus card function. Let's...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a PCIE (Peripheral Component Interconnect Express) BOX board with a PCIE card and a GPU (Graphics Processing Unit) hyperoperation function. The PCIE BOX board comprises a Neo Scale high-speed connector, a PCA9555, TPS2363, a CPLD (Complex Programmable Logic Device) chip and a PCIE Slot, a PCIE hot plug function can be realized, a PCIEX8 is switched into a PCIEX16 circuit bySwitch, a GPU card can be inserted to realize a data acceleration operation, an EMC (Expand Manage Control) board BMC (Baseboard Management Controller) chip monitors the function of the BOX board card through a SMBUS, and operation efficiency is improved.

Description

technical field [0001] The invention relates to the field of server BOX board design, in particular to a PCIE BOX board with a PCIE card and a GPU supercomputing function. Background technique [0002] In the traditional server BOX board, if the system integrates 16 groups of PCIE (Peripheral Component Interconnect Express high-speed serial computer expansion bus standard) signals, and supports hot plugging and a GPU (Graphics Processing Unit) card with high power consumption of 300W, This BOX board design method poses a great challenge to the layout of the main board and the routing of signals, especially the higher and higher requirements for the integration of the BOX board. [0003] Because the BOX board needs to strictly abide by the signal routing specifications when designing the schematic diagram and layout design, so as to ensure the signal quality and the realization of the design function of the board; but the high-density layout and routing reduces the space used...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F13/40G06F13/42
CPCG06F13/4022G06F13/4081G06F13/4282G06F2213/0016G06F2213/0026
Inventor 曹亮
Owner ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products