A 1553b bus module based on domestic fpga device

Abstract

The invention discloses domestic FPGA device-based realization of a 1553B bus module. The 1553B bus module comprises a data communication interface chip, an FPGA chip and a 1553B bus protocol chip B61580, wherein the FPGA chip is in charge of processing bus data output by the 1553B bus protocol chip B61580 and sending the bus data to external other products for performing data processing through the data communication interface chip. Internal logic of the FPGA chip adopts top-down design; and logic function modules include a top layer module, an ACE read-write interface module, an initialization module, a protocol processing module, a user function module and an interface management module. The deficiencies of complex scheme composition and inflexibility of a conventional scheme for realizing the 1553B bus module through a DSP, a CPLD and the 1553B bus protocol chip are made up for.

Description

technical field [0001] The invention relates to a 1553B bus module based on a localized FPGA device, which belongs to the field of measurement communication. Background technique [0002] The 1553B bus adopts a bus-type architecture, which can link multiple terminals together. There are three types of terminals: BC (Bus Controller), RT (Remote Terminal) and MT (Monitor). The bus controller is used to manage and control the information scheduling on the bus; the bus monitor is used to monitor and record all messages on the bus; there can be up to 31 remote terminals on the 1553B bus, and the remote terminals, as data nodes on the bus, are controlled by BC. 1553B bus terminal can be realized by 1553B bus module, and the main implementation scheme is DSP+1553B bus protocol chip at present. The invention realizes a 1553B bus module based on a localized FPGA device, and the working mode of the 1553B bus module is an RT / MT combined working mode. The 1553B bus module has the fol...

AI Technical Summary

Problems solved by technology

[0003] The technical problem to be solved by the present invention is: to overcome the traditional 1553B bus module implementation scheme is DSP+CPLD+1553B bus protocol chip, the scheme constitutes complex and inflexible deficiencies, to provide a 1553B bus module based on domestic FPGA devices

Images