Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

1069results about How to "Avoid switching" patented technology

Concurrent timed digital system design method and environment

The present invention relates to the design of an essentially digital system. As one example of digital systems, these may perform real-time transformations on time discrete digitized samples of analogue quantities. An example of such a system is a digital communication system. The transformations on the data can be specified in a programming language and executed on a processor such as a programmable processor or directly on application specific hardware. In accordance with the present invention the digital system is described as a set of threads in a description language. Alternative names for a thread are tasks and processes. The set of threads defines a representation or model of the digital system. In accordance with the present invention, the representation or model is preferably executable at each stage of the design independent of the current level of abstraction of that representation or model. With description language is meant a programming language. In accordance with the present invention each of the threads has a variable having an assignable value which represents the “local time” of said thread, i.e. a time associated only with that thread, which can be used for sequencing the processing of that thread with respect to other threads. With the word “local” is meant that the time is an attribute of the thread only. In accordance with the present invention a means is provided for the designer to assign a delay to each thread or operation within a thread, this delay representing for instance the processing time for the respective operation or thread on a processing engine, e.g. a computer. By this means, not only can the processing of threads be scheduled but also the designer may assign a value representative of an elapsed time for the processing of a thread or operation on a processing engine. In addition, the threads may be refined concurrently, while still keeping their local time so that after the refining process the new representation of the digital system is executable, i.e. the processing of the refined threads can be scheduled without divergence from the specification.
Owner:INTERUNIVERSITAIR MICRO ELECTRONICS CENT (IMEC VZW)

Electric power storage system using capacitors and control method thereof

InactiveUS20090134851A1High voltageSignificantly affecting the charging/discharging characteristicsHybrid capacitorsParallel/serial switchingDischarge efficiencyElectricity
In an electric power storage system according to the present invention, in the case of charging, a plurality of capacitors of each circuit block of the electric power storage system are switched to a serial connection to initiate the charging. When the output voltage of power storage means reaches the maximum input voltage of DC-AC conversion means, each capacitor of a number j of circuit blocks is switched to a parallel connection in order of higher block voltage. Also up to the time when the maximum input voltage is reached again, each capacitor of a number j of circuit blocks is switched to a parallel connection in order of higher block voltage. In the case of discharging, pluralities of capacitors of each circuit block of the electric power storage system are switched to a parallel connection to initiate the discharging. When the output voltage of power storage means reaches the minimum input voltage of DC-AC conversion means, each capacitor of a number k of circuit blocks is switched to a serial connection in order of higher block voltage. Also up to the time when the minimum input voltage is reached gain, each capacitor of a number k of circuit blocks is switched to a serial connection in order of higher block voltage. Accordingly, the electric power storage system is hardly affected by the capacitance error of the capacitors, and charging / discharging efficiency can be improved.
Owner:LIMITED COMPANY TM

Cooperative measurement and switching setting optimization method among multiple cells in mobile communication network

The invention provides a cooperative measurement and switching setting optimization method among multiple cells in a mobile communication network. The cooperative measurement and switching setting optimization method requires that the multiple cells positioned on a network side cooperatively control a mobile terminal to complete radio link measurement in specified cell coverage areas, and the specified cell coverage areas are target areas of the multiple cells trying to carry out intercell switching optimization. An intercell cooperative measurement mechanism enables a source cell starting the measurement to acquire a measuring result of the mobile terminal from other cells and assists the source cell to detect the necessity of switching and the reasonability of mobile parameter setting, and if the source cell discovers unnecessary switching exists among cooperative cells or the mobile parameter setting is unreasonable, the source cell can notify information to the cooperative cells so as to trigger the optimization process of the mobile parameter setting; and finally, the multiple cooperative cells can prevent unreasonable switching by modifying parameters, thereby achieving the optimization of the integral mobile function of the mobile communication network and realizing the enhancement of the property and the capacity of a mobile communication system.
Owner:北京万海云科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products