Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor structure and forming method thereof

A technology of semiconductor and gate structure, which is applied in the field of semiconductor structure and its formation, can solve the problems of low breakdown voltage and achieve the effect of increasing breakdown voltage and reducing surface electric field

Active Publication Date: 2018-05-18
JOULWATT TECH INC LTD
View PDF4 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] In order to overcome the problem of low breakdown voltage of existing LDMOS devices, the present invention provides a semiconductor structure with high breakdown voltage and its forming method

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor structure and forming method thereof
  • Semiconductor structure and forming method thereof
  • Semiconductor structure and forming method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] Please refer to figure 1 with figure 2 ,in figure 2 yes figure 1 Schematic cross-section along line AA'. In the manufacture of the existing P-type LDMOS device, since the active region at the junction of the drain terminal gate and the isolation region has a large surface electric field, the surface electric field limits the breakdown voltage of the P-type LDMOS device. The inventors have found through research that the breakdown voltage of the LDMOS device can be effectively improved by reducing the surface electric field of the active region at the junction of the drain gate and the isolation region.

[0028] To this end, the present invention provides a semiconductor structure and its formation method. By forming interdigitated channel regions and drift regions in the body region, lateral loss is formed between the channel extension region and the drift region on the channel region. do. The lateral depletion extends to the entire active region at the junction ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a semiconductor structure and a forming method thereof. The forming method comprises the steps that a semiconductor substrate is provided, and a body region is formed in the semiconductor substrate; a drift region is formed in the body region, and the doping type of the drift region is opposite to that of the body region; a channel region is formed in the body region, the part of the channel region extends in the direction where the drift region is located to form at least one channel extension region, the channel extension regions and the drift region are distributed inan interdigital shape, and the doping type of the channel region is identical to that of the body region; an isolation region is formed in the drift region, and the end portions of the channel extension regions are located below the isolation region; a grid structure is formed on the surface of the semiconductor substrate; a source region is formed in the channel region at one side of the grid structure, and a drain region is formed in the drift region and located at the side, away from the channel region, of the isolation region.

Description

[0001] This application is a divisional application with the application number 2015100782107, the application date of February 13, 2015, and the title of the invention "semiconductor structure and its formation method". technical field [0002] The invention relates to the field of semiconductor manufacturing, and in particular to a semiconductor structure and a forming method thereof. Background technique [0003] Lateral double diffused metal oxide semiconductor (LDMOS) device is a lightly doped MOS device, which has very good compatibility with CMOS process, and has good thermal stability and frequency stability, high gain and durability, Low feedback capacitance and resistance, widely used in RF circuits. [0004] In the BCD process, a P-type LDMOS device whose drain end can withstand high voltage is usually required. In the prior art, the structure of a conventional P-type LDMOS device is as figure 1 with figure 2 As shown, it includes: a semiconductor substrate 10...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/06H01L29/10H01L29/78H01L21/336
CPCH01L29/0615H01L29/1037H01L29/66681H01L29/7816H01L29/7835H01L29/0653H01L29/0692H01L29/1045
Inventor 陆阳黄必亮周逊伟
Owner JOULWATT TECH INC LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products