Management method, system and equipment of memory chip and storage medium
A storage chip and management method technology, applied in the storage field, can solve problems such as execution errors, achieve the effects of reducing error rates, increasing read and write speeds, and reducing read and write operation time
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0039] figure 1 It is a schematic flow chart of a memory chip management method provided by Embodiment 1 of the present invention. This embodiment is applicable to the situation where memory chips are managed in idle time. This method can be executed by a memory chip management system. The system It can be implemented in the form of software and / or hardware.
[0040] Such as figure 1 Described, the method of the present embodiment comprises:
[0041] S110. Obtain the time interval between the current time and the time when the host command was received last time.
[0042] Optionally, obtaining the time interval between the current time and the time when the host command was received last time includes: obtaining the historical time corresponding to the previous host command received and the current time, and calculating the current time distance according to the historical time and the current time The time interval when the host command was last received.
[0043] Conside...
Embodiment 2
[0057] figure 2 It is a schematic flowchart of a preferred example of a memory chip management method provided by an embodiment of the present invention. This implementation is a preferred embodiment of Embodiment 1, and the specific steps of the management method of the memory chip are:
[0058] S210. Whether no command from the host is received within 200 ms, if yes, perform S220.
[0059] Specifically, the time interval for not receiving a host command can be obtained according to the current time and the last time the host command was received, and if the time interval exceeds a preset time interval, for example, the preset time interval can be 200ms, then enter sleep In the preparation mode, it starts to judge whether the preset management rules are met.
[0060] S220. Determine whether to perform garbage collection operation, if yes, execute S230, otherwise, execute S240.
[0061] Specifically, it is judged whether the number of free blocks of the memory chip is lowe...
Embodiment 3
[0074] image 3 It is a schematic structural diagram of a memory chip management system provided by Embodiment 3 of the present invention, and the system includes: an acquisition module 310 and a processing module 320 .
[0075] Among them, the obtaining module 310 is used to obtain the time interval between the current time and the time when the host command was received last time; the processing module 320 is used to determine that the memory chip meets the preset time interval threshold when If the management condition is set, the target management operation corresponding to the management condition is executed; wherein, the target management operation includes a garbage collection operation, a wear leveling operation and / or an erasing operation.
[0076] In the technical solution of the embodiment of the present invention, by obtaining the time interval between the current moment and the time when the host command was received last time, since the chip may enter the sleep ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com