Test optimization method of integrated circuit wafer

Abstract

The invention relates to a test optimization method of an integrated circuit wafer, and is applied to a test process of the integrated circuit wafer. The method includes: designating a die coordinatein need of a test on the wafer in advance and storing the coordinate in a test system, then testing the pre-designated die according to a design pattern in a test process and adjusting the range of the pre-designated coordinate in real time according to a current die test result, and finally obtaining a required test coordinate pattern to cover the most invalid die quantity with a most optimized scheme so that the test time is reduced, the test efficiency is improved, the usage frequency of test hardware is reduced, and the service lifetime is prolonged. According to the method, through propercoverage quantity calculation, a small quantity of FAIL chips flowing to package are obtained, and the packaging cost is not increased; besides, the test frequency of a probe card is reduced, and theservice lifetime of the hardware is prolonged.

Description

technical field [0001] The invention relates to a test and detection technology, in particular to an integrated circuit wafer test optimization method. Background technique [0002] ATE (Automatic Test Equipment): A semiconductor integrated circuit (IC) automatic tester, used to test the integrity of integrated circuit functions. Wafer: Wafer refers to the silicon wafer used in the production of silicon semiconductor integrated circuits. Because of its circular shape, it is called a wafer; it can be processed into various circuit element structures on the silicon wafer, and becomes a circuit with specific electrical properties. Functional IC products. Die: An independent integrated circuit chip on a wafer. [0003] Due to the advancement of integrated circuit design and manufacturing technology, the size of chips is getting smaller and smaller, but the size of silicon wafers has increased from 200mm to 300mm, and the number of chips that can be accommodated on a single waf...

AI Technical Summary

Problems solved by technology

[0005] The present invention aims at the problem of low wafer test efficiency, and proposes an integrated circuit wafer test optimization method, which is applied in the integrated circuit wafer test process, by specifying the die coordinates to be tested in advance and storing them in the test system In the test process, the specified die is tested and adjusted in real time according to the test results, and finally the required test coordinate graphics are referenced to the generated test, thereby reducing test time, improving test efficiency, reducing the number of times used by test hardware, and improving the use of life

Images