Flip-chip package structure
A flip-chip packaging and packaging-based technology, applied in electrical components, electrical solid-state devices, circuits, etc., can solve the problems of bump exposure, holes, bump cracks, etc., to avoid holes and save materials.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment
[0020] Embodiment: A flip-chip packaging structure that avoids voids is improved.
[0021] A flip-chip package that avoids holes, the structure refers to the attached Figure 1-3 As shown, including 1. Wafer 2. Cylindrical bump 3. Substrate 4. Metal bump 5. Cylindrical space. It is characterized in that the bottom bump 2 of the chip 1 to be packaged is improved into a cylindrical shape, and at the same time, the substrate 3 for receiving the chip is also improved, and a cylindrical groove 5 is formed on its surface; during flip-chip welding, the cylindrical The shape bump 2 is electrically connected with the metal bump 4 in the substrate through high-temperature melting. After soldering, possible voids are eliminated by a reflow process.
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


