Error positioning method and system based on RTL-level power consumption analysis

A technology for power analysis and error localization, applied in error detection/correction, faulty hardware testing methods, detection of faulty computer hardware, etc. It solves problems such as long generation iteration time, and achieves the effect of mining power consumption optimization space, low power consumption design goals, and reducing design iteration time.
CN108897652AActive Publication Date: 2018-11-27NAT UNIV OF DEFENSE TECH
4 Cites 4 Cited by

Patent Information

Authority / Receiving Office
CN Β· China
Patent Type
Applications(China)
Current Assignee / Owner
NAT UNIV OF DEFENSE TECH
Publication Date
2018-11-27

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses an error positioning method and system based on RTL-level power consumption analysis. The error positioning method includes the steps that an executable tested design DUT, a reference design REF and a test case set are obtained; test cases sequentially run, and the tested design DUT and the reference design REF are subjected to power consumption evaluation respectively; power consumption of the tested design DUT and power consumption of the reference design REF under specific test excitation are obtained respectively, and power consumption results are compared and analyzed; according to the power-consumption comparison results, the designs are subjected to error positioning analysis of power consumption defects layer by layer from top to bottom; the accuracy of thepower consumption defects positioned in the tested design DUT is verified; a dislocation positioning report of the power consumption defects is fed back to designers. According to the error positioning method and system based on RTL-level power consumption analysis, limitation that functional errors in designs can be only positioned with the main verification technology can be overcome, the defects that in the physical design stage, power-consumption optimizing space is low, and the design iteration cycle is long can also be overcome, and the function that the power consumption defects are early positioned can be achieved in the logical design stage of a microprocessor.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the field of low power consumption verification of microprocessors, in particular to an error location method and system based on RTL-level power consumption analysis. Background technique

[0002] As the core of various modern computer equipment, microprocessor chips lead the rapid development of integrated circuits and information technology in the industry. With the continuous development of semiconductor technology and the continuous improvement of chip performance requirements, the integration of chip systems is getting higher and higher, and the design of microprocessors is facing a series of problems and challenges. The sharply rising power consumption has become a crucial issue. . On the one hand, due to the heat dissipation and power noise caused by the power consumption of the microprocessor, it affects the packaging, testing and system reliability of the chip; on the other hand, due to the shortage of energy and the...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More