Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

16 results about "Error location" patented technology

Memory operation method, memory, electronic device, and storage medium

PCT designated stageWO2026137684A1Error locationControl memory
Embodiments of the present invention provide a memory operation method, a memory, an electronic device, and a storage medium. The memory operation method comprises: in response to detecting an error in a storage array of a memory during a working state of the memory, determining an error location of the error in the storage array; after the memory enters an idle state, controlling the memory to initiate a post-package repair process, and on the basis of the error location, performing replacement of a target storage cell at the error location with a replacement storage cell in the storage array used for the post-package repair process; and after the post-package repair process, switching the memory back to the working state, and using the replacement storage cell to replace the target storage cell for operation. The memory operation method can improve the reliability of the memory.
Owner:HYGON INFORMATION TECH CO LTD

High-precision error compensation method for optical axis of continuous zoom lens

PendingCN122306376ARotary stageOptical axis
This application discloses a high-precision error compensation method for the optical axis of a continuous zoom lens, relating to the field of lens inspection. The continuous zoom system is disassembled into independent components and mounted on a rotating stage centering fixture. Static center offset data for each component is calculated by rotating and acquiring the image point trajectory circle. Sampling parameters are set according to the zoom ratio of the continuous zoom system and the movement speed of each component along the optical axis during zooming, while simultaneously acquiring dynamic optical axis offset data of the components. A nonlinear mapping relationship is constructed between the static center offset data and the dynamic optical axis offset data, and a center offset-optical axis error coupling model is established. Based on the deviation compensation amount, the actuator is driven to adjust the position and / or angle of the components, and the optical axis accuracy index is verified after compensation. This solution achieves deep coupling between static and dynamic data, improving the accuracy of error tracing and the specificity of compensation; ensuring coverage of key error locations during zooming; supporting real-time compensation, and enhancing the stability and accuracy of the system during zooming.
Owner:JIANGSU NORTH LAKE OPTOELECTRONICS CO LTD

Code error feedback method combining static analysis and dynamic analysis

PendingCN122072607Atimely feedbackEasy to FeedbackFault responseDifference listRename
The invention relates to a code error feedback method combining static analysis and dynamic analysis, and mainly solves the problems of insufficient error feedback and low efficiency in an Online Judge system: reconstructing codes of correct and error versions, including alignment and renaming of variables, and rearranging statements on the premise of not influencing semantics; static and dynamic multi-level alignment is carried out, in the static alignment, an editing script with the minimum cost is calculated through a heuristic editing distance algorithm, an alignment block and a difference list are obtained, in the dynamic alignment, compiling execution is carried out on source codes of two versions, test cases which do not pass operation are dynamically printed through gdb, and execution track information of the test cases is dynamically printed through gdb; error positioning is achieved, data flow backtracking analysis and scoring are carried out on error positions, and error feedback is generated. The method has the characteristics of high execution efficiency, high accuracy and easier understanding of generated feedback, automatic feedback of error codes can be realized, and the learning efficiency of students in programming tasks is improved.
Owner:NANJING UNIV

A Programming Assignment Code Generation Method Based on Multi-Agent Collaboration and Iterative Reasoning

PendingCN122086380AAlleviate logic inconsistency issuesReduce global rewritesError detection/correctionBiological modelsCode generationLocal optimum
This invention relates to the technical field of programming task code generation methods based on multi-agent collaboration and iterative reasoning. Specifically, it discloses a method for generating programming task code based on multi-agent collaboration and iterative reasoning, comprising: obtaining a task description with a primary-secondary functional dependency structure; generating initial code by a generating agent based on a dependency-guided thought chain and performing static structure verification; collecting runtime execution trajectories in an isolated sandbox through dynamic agents; having a diagnostic agent attribute errors to the trajectories, distinguishing between inter-function collaboration errors and intra-function logic errors, and generating structured repair guidance; and combining historical perception feedback and a controlled reset mechanism to guide subsequent iterative repairs and avoid local optima. This invention solves the problems of ambiguous error location, easy code degradation, and low repair efficiency in existing code generation methods for multi-functional dependency tasks, achieving accurate error attribution, preventing code rollback, and improving generation success rate and repair convergence efficiency.
Owner:NANTONG UNIV

Memory devices and memory modules

PendingCN122369550AMemory cellNormal cell
A memory device and a memory module are provided. The memory device can include a memory cell array including a normal cell region storing data, and an error detector configured to detect an error of the data, the error detector can include an error location information extractor configured to extract first error location information of a first error bit in first data read from the normal cell region in a first read operation, and extract second error location information of a second error bit in the first data read from the normal cell region in a second read operation, and an error location comparator configured to compare the first error location information with the second error location information, and output a signal based on a comparison result of the first error location information and the second error location information.
Owner:SAMSUNG ELECTRONICS CO LTD

Design file viewing method and device, and electronic device

ActiveCN115345114BError locationEngineering
This invention discloses a design document inspection method, apparatus, and device. First, it detects error information for unprocessed errors in the design document. Then, it generates an inspection file based on the error information. The inspection file is used to identify and process the unprocessed errors in the design document according to the error information. Thus, it automatically detects error information in the design document and automatically generates an inspection file that can be used to identify and process the unprocessed errors in the design document. This avoids manually creating inspection files, manually taking screenshots, and manually recording misalignment locations in the design document. It can automatically jump to the error level and location based on the error file, quickly identify and correct errors, avoid repeatedly confirming inspection information, and achieve automatic reproduction of misalignment levels and locations. The operation is simple and fast, saving time and manpower, and significantly improving the efficiency and accuracy of error detection.
Owner:LENOVO BEIJING INFORMATION TECH CO LTD

Method, electronic device and storage medium for locating errors in a logic system design

ActiveCN115168190BError reductionSystems design
This application relates to a method, electronic device, and storage medium for locating errors in a logic system design. The method includes: testing the logic system design using multiple test cases; dividing the multiple test cases into a pass case group and a fail case group based on the test results, the test results including coverage data of the multiple test cases; determining multiple key features based at least on the coverage data of the test cases in the fail case group; and locating the error in the logic system design based on the multiple key features. This method can reduce error location time and accurately pinpoint the source of errors in the logic system design.
Owner:XINHUAZHANG TECH CO LTD

Business support systems, business support methods, and programs

PendingJP2026090833AFault responseHardware monitoringError locationEngineering
This system efficiently assists in identifying the cause of errors that occur in data linked between business systems. [Solution] The business support system comprises an error information collection unit that collects linked data when an error occurs in linked data which is linked data between multiple business systems, each of which performs business processing, and to which data identification information, trace tag information including data source information and destination information, and error-related information are attached; and an error estimation unit that estimates the linkage path and error location where the linkage error occurred, indicating an error related to the linked data, based on the trace tag information contained in the linked data collected by the error information collection unit.
Owner:MITSUBISHI ELECTRIC CORP

Data positioning method and device, computer device, storage medium and program product

PendingCN122450800AObject codeError location
The application relates to a data positioning method and device, computer equipment, a storage medium and a program product. The method comprises the following steps: running a to-be-detected file; if an error event is detected during the running, the error event is analyzed to obtain error information corresponding to the error event, the error information comprises target code file identification of an error code and error position information of the error code in the target code file, an error information positioning request for requesting positioning of the error code is generated based on the target code file identification and the error position information, the error information positioning request is fed back to a code editing plug-in, the target code file is accessed through the code editing plug-in, and the error code is displayed according to the error position. The method can quickly position the specific position of the error code in the code editing plug-in, reduces cumbersome operations in the development and debugging process, and improves the development and debugging processing efficiency.
Owner:TENCENT TECHNOLOGY (SHENZHEN) CO LTD

Error code positioning method and apparatus, device, and medium

PendingCN122173315AFault responseTransmissionConfidentialityError location
This application discloses an error code location method, apparatus, device, and medium thereof. The method includes: responding to a code error event and sending the corresponding code error information to a server; receiving source code error location information returned by the server, wherein the source code error location information is obtained by the server based on the code error information and the corresponding source code mapping file in the source code mapping file library; and visually displaying the source code error location information in a user interface. This application securely stores the source code mapping file on the server side, and the server only performs error location parsing when necessary, avoiding direct exposure of the source code mapping file in the production environment, thereby significantly improving the security and confidentiality of the source code.
Owner:GUANGZHOU HUANJUMARK NETWORK INFORMATION CO LTD

A method, apparatus, and medium for power-on / off testing of a solid-state drive.

ActiveCN117711478BAvoid complicated judgment processimprove accuracyFaulty hardware testing methodsStatic storageError locationTest region
This invention discloses a method, apparatus, and medium for power-on / off testing of a solid-state drive (SSD), applicable to the field of storage technology. The method first acquires the original first data of the SSD under test, then executes a write command to write the corresponding second data to the corresponding test area of ​​the SSD. During the execution of the write command, the SSD under test is powered on and off. After power-on, based on the execution status of the write command, the first data and / or the corresponding second data are used to verify the SSD's status to determine its condition. If the verification result does not meet the verification logic, the SSD is determined to be in an abnormal state. Using the first and second data for verification, and determining the hard drive status based on whether the verification result corresponds to the execution status of the write command, improves the accuracy of the test. In the event of an abnormal power failure, the location of the power failure can be identified based on the verification error location, improving the comprehensiveness of the test.
Owner:SHANDONG YUNHAI GUOCHUANG CLOUD COMPUTING EQUIP IND INNOVATION CENT CO LTD

Fast multi-payload-length error-correcting system and methods

PendingUS20260149468A1Code conversionCyclic codesError locationSignal processing
Systems and methods for error location and error correction includes receiving, at a processor circuit, an input. The processor circuit generates a set of syndrome coefficients based on the input. The processor circuit generates a parity vector for the input based on the set of syndrome coefficients. The processor circuit determines a number of errors present in the input. Responsive to determining the number of errors present in the input, the processor circuit corrects the number of errors.
Owner:MICRON TECHNOLOGY INC

A database-based web service log analysis and error trace method, device and system

PendingCN122285345AIt is difficult to quickly assign blame when solving errorsSolve distribution problemsTimestampWeb service
This application discloses a database-based method, apparatus, and system for web service log analysis and error tracing, comprising: acquiring runtime exception logs containing thread ID, timestamp, and call stack, and interface access logs containing interface name, thread ID, interface entry timestamp, and response time; accurately matching the two types of log records based on the condition that the thread IDs are the same and the runtime exception timestamp is within the window formed by the interface entry timestamp and the interface entry timestamp plus the response time; associating the matched interface with the responsible developer based on a pre-defined interface-developer mapping relationship; and finally pushing the error details and developer information to the corresponding terminal. This application utilizes the thread ID + time window matching mechanism and responsibility mapping to automate the entire process from error discovery and responsibility determination to dispatch, solving the problems of difficult error location, unclear responsibility attribution, and low dispatch efficiency in large-scale development teams, and significantly shortening the problem resolution cycle.
Owner:CHINA LIFE INSURANCE CO LTD