The invention relates to a 16-bit FEC decoding realization method for GPON. The prior art can not realize the 16-bit FEC decoding. The 16-bit FEC decoding realization method comprises the following steps: firstly, receiving a RS code and conducing asynchronous FIFO speed acceleration on the RS code; secondly, solving a syndrome of the RS code after the speed acceleration, and then applying the solved syndrome to an improved Euclidean algorithm to solve a polynomial of an error position and an error value; and finally using a Chien search algorithm for searching the error position, using a Forney algorithm for computing the error value, and obtaining a correct value through conducing XOR on the error value and a value received on the error position, thus completing decoding error-correctionprocess. The decoding realization method respectively adopts three paths for parallel computing when using an MEA algorithm, thus shortening the time of the MEA computing; and simultaneously, two Chien search and Forney algorithm are respectively used, thus resolving the problems existing in the 16-bit RS decoding when only one Chien search and Forney algorithm module is used.