Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

34 results about "Burst error" patented technology

In telecommunication, a burst error or error burst is a contiguous sequence of symbols, received over a communication channel, such that the first and last symbols are in error and there exists no contiguous subsequence of m correctly received symbols within the error burst.

Statistical channel analysis with feedback burst error

The application discloses a computing system configured to measure a step response of a channel in an electronic device, determine a feedback voltage added to the channel by a decision feedback equalizer in response to detecting inter-symbol interference in a received symbol, and predict signal integrity of the channel based at least in part on the step response of the channel and the feedback voltage. The computing system may utilize the predicted signal integrity to determine a probability that a feedback voltage added to the channel by the decision feedback equalizer is wrong, and determine a signal integrity of the channel based at least in part on the step response of the channel, the feedback voltage, and a probability that the feedback voltage added to the channel by the decision feedback equalizer is wrong.
Owner:SIMENS INDASTRI SOFTVEAR INK

A hierarchical error correction method and system for DDR5 memory and a medium

PendingCN122431946ATerm memoryData error
The application relates to the technical field of memory data error correction, and provides a layered error correction method and system for DDR5 memory and a medium, which comprises the following steps: configuring initial resource weights for three layered levels of single-bit error correction, double-adjacent error correction and triple-discrete error detection; after reading memory data and corresponding ECC error correction check bits, determining an error category through comparison operation, and dynamically adjusting resource proportions of each level in combination with parameters such as a real-time running frequency of the memory; then, corresponding error correction is completed or triple-discrete error alarm is triggered according to the error type, and the process is continuously cycled. The application can support mixed processing of multiple error types, dynamically allocate resources in an adaptive high-frequency working state, improve the detection and response capability for burst errors, and improve the error detection and correction efficiency.
Owner:SICHUAN SILICON MICROELECTRONICS TECHNOLOGY CO LTD

Method and system for improving forward error correction in serial coding during data transmission

PendingUS20260128814A1Error correction/detection using multiple codesError correction/detection using block codesAlgorithmForward error correction
A method for improving the forward error correction in serial coding in a data transmission in a vehicle allowing the physical behavior on a transmission channel to always be deterministically controlled despite a reduction in the resource requirements. Tit errors are minimal and a transmission error can be corrected efficiently. In addition, encoders used are designed with a minimum number of gates and an interleaving is implicit in the proposed method, which is based on the fact that burst errors can be corrected particularly advantageously. This interleaving makes it possible to dispense with conventional buffer memory required for explicit interleaving. In addition, user data together with correcting metadata can be encoded advantageously. It can be ensured that not only the user data is line-coded or line-encoded, but also the correction data. Also provided is a system for implementing the method.
Owner:INOVA SEMICON

Efficiely transmittable bit sequences with restricted difference and

PendingCN121359404AIndividual digits conversionError correction/detection using multiple codesAlgorithmForward error correction
The invention relates to a method for generating an efficiently transmittable bit sequence with a limited degree of discrepancy and a limited run length. The proposed method allows a particularly efficient transmission of data over a transmission channel. Compared with the prior art, one of the advantages of the invention is that the physical behavior on the transmission channel can be certainly controlled all the time although the resource demand is reduced. Thus, according to the proposed method, bit errors are few, and transmit errors can be corrected efficiently (i.e., with little technical effort). Furthermore, the encoder used is designed to have a minimum number of gates, and interlacing is implied in the proposed method, which ensures that so-called burst errors can be particularly advantageously corrected.
Owner:INOVA SEMICON

Search method and device for quadratic permutation polynomial interleaving parameters

The application provides a search method and device for secondary permutation polynomial interleaving parameters, and belongs to the technical field of communication. The method comprises the following steps: receiving the data block length N of a communication system as an interleaving length; reducing redundancy candidates by equivalent class parameter compression; generating two candidate sets of parameters; performing permutation combination on the two candidate sets to obtain all parameter candidate pairs, and sequentially performing algebraic metric preliminary screening and S distance fine screening on the candidate parameter pairs to output high-performance interleaving parameters; and configuring the screened optimal QPP interleaving parameters into a Turbo code interleaver of the communication system to perform interleaving processing on actual signals. The application can be used in various communication systems, solves the problems of low search efficiency, large candidate set scale and insufficient local burst error suppression capability of existing QPP interleaving parameters, and effectively reduces the complexity of parameter search and simulation workload.
Owner:THE 54TH RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATION

A data interleaving method and apparatus

The application discloses a data interleaving method and device, and relates to the field of optical fiber communication systems.The method comprises the following steps: dividing an input bit data stream into a plurality of first data blocks by taking 4 bits as a unit, exchanging 2 bits of data in the middle of each first data block; dividing the exchanged bit data stream into second data blocks by taking 512 bits as a unit, and performing intra-block interleaving; and performing inter-block interleaving on the bit data stream after the intra-block interleaving through two random access memories.The application guarantees the original probability distribution characteristics of the PCS technology, and improves the ability of correcting burst errors in the joint application of the FEC technology and the PCS technology.
Owner:FIBERHOME TELECOMMUNICATION TECHNOLOGIES CO LTD +1

Inroute stream error rate shedding

Techniques are described herein for intelligent shedding of inroutes determined to have high burst error rates. Embodiments operate in context of a multi-spot beam satellite communication system that uses time-division multiple access (TDMA) communication protocols and inroute groups. Burst error rates of inroutes can be monitored over time to identify bad inroutes. Each bad inroute can be shut down and quarantined. After a predetermined amount of time, one or more selected terminals can be redistributed to the bad inroutes, and the burst error rates of those inroutes can be monitored again to determine whether those inroutes should remain quarantined. If an inroute is no longer bad, it can be removed from quarantine and returned to an inroute group list. If the inroute is still bad, it can be periodically re-checked until it ultimately improves, is permanently quarantined, etc.
Owner:HUGHES NETWORK SYST

Logging burst error information of a dynamic random access memory (DRAM) using a buffer structure and signaling

PendingEP4437417A4Error correction/detection using block codesNon-redundant fault processingRandom access memoryBurst error
Technologies for storing burst error information in a buffer structure and signaling to prevent overflow and over-writing the buffer structure are described. One controller device includes error detection logic, a buffer, and buffer control logic. The error detection logic detects an error in a read operation associated with a memory device coupled to the controller device. The buffer stores error information associated with the error. The buffer control logic generates and outputs a first signal responsive to the buffer being full.
Owner:RAMBUS INC

Efficiently transmittable bit sequences with limited disparity and encoded forward error correction.

The present invention relates to a method for generating an efficiently transmittable bit sequence with limited disparity and limited run-length. The proposed method enables data to be transmitted particularly efficiently over a transmission channel. One of the advantages of the present invention over the prior art is that the physical behavior on the transmission channel can always be controlled deterministically while reducing resource requirements. Thus, according to the proposed method, bit errors are minimized, and transmission errors can be corrected efficiently, i.e., with minimal technical effort. Furthermore, the encoder used is designed with a minimum number of gates, and interleaving is implicitly present in the proposed method, which ensures that so-called burst errors can be corrected particularly favorably.
Owner:INOVA SEMICON

Data transmission method, apparatus and system

PCT designated stageWO2026091563A1Wireless network protocolsData transmissionBurst error
Disclosed in the embodiments of the present application are a data transmission method, apparatus and system. Specifically, a data frame transmitted by a transmitter comprises NSF subframes in one polarization direction, NSF being an integer greater than 1, wherein each of the NSF subframes comprises a training symbol and a pilot symbol, and at least two of the NSF subframes each comprise a reserved symbol. In this way, reserved symbols are distributed in a relatively dispersed manner in any polarization direction of a data frame; thus, regardless of what function the reserved symbols are used to implement, the reserved symbols have relatively high resistance to burst errors and relatively good transmission reliability, and can be well applied to various future coherent transmission scenarios.
Owner:HUAWEI TECH CO LTD

Method and system for improving forward error correction in serial coding in data transmission

PendingCN121399873AError correction/detection using multiple codesError correction/detection using block codesAlgorithmForward error correction
The present invention relates to a method for improving forward error correction in serial coding in data transmission in a vehicle and, compared to the prior art, the invention produces, inter alia, the advantage that physical behavior on the transmission channel can always be deterministically controlled despite reduced resource requirements. Thus, according to the proposed method, bit errors are few, and transmit errors can be corrected efficiently (i.e., with little technical effort). Furthermore, the encoder used is designed to have a minimum number of gates, and interleaving is implied in the proposed method based on the fact that so-called burst errors can be particularly advantageously corrected. This implicit interleaving makes it possible to dispense with the conventional buffer memory required for explicit interleaving. In addition, the present invention ensures that user data together with correction metadata can be advantageously encoded with respect to transmission. According to the invention, not only user data can be ensured, but also correction data can be ensured to be line-coded or line-coded. The invention also relates to a similarly designed system arrangement for carrying out the method, and to a computer program product having control commands for carrying out the method.
Owner:INOVA SEMICON

Coding and decoding method for improving error correction capability for magnetic tape storage

The invention belongs to the technical field of tape storage coding, and particularly relates to a tape storage-oriented coding and decoding method for improving error correction capability, and the coding scheme comprises the following steps: firstly, coding by using an RS code to obtain a coding codeword; performing interleaving processing on a plurality of obtained coding code words; and carrying out AMD code coding on the data matrix after interleaving processing line by line. The decoding scheme comprises the following steps: firstly, carrying out AMD code decoding on a received data matrix line by line; carrying out de-interleaving on a data matrix obtained after decoding the AMD code, and restoring an RS code word; and performing RS code decoding to obtain original information. According to the method, the AMD code is introduced for error detection and positioning of the burst error, so that the correction capability of the RS code for the burst error is improved, the RS code is interleaved to improve the error detection capability of the AMD code, the error correction capability is effectively improved under high probability, and remarkable technical progress is realized.
Owner:UNIV OF ELECTRONICS SCI & TECH OF CHINA

Efficiently transmittable bit sequence with restricted disparity, and encoded forward error correction

PendingUS20260113145A1Individual digits conversionError correction/detection using multiple codesAlgorithmForward error correction
A method is for generating a bit sequence that can be transmitted efficiently and has a limited disparity and a limited run length. The proposed method allows data to be able to be transmitted particularly efficiently on a transmission channel. The physical behavior on a transmission channel can be deterministically controlled despite a reduction in resource requirements. Thus, according to the proposed method, bit errors are minimal and a transmission error can be corrected efficiently, i.e. with minimal technical effort. Furthermore, the encoders used are designed with a minimal number of gates, and the proposed method implicitly includes a form of nesting that allows so-called burst errors to be corrected particularly advantageously.
Owner:INOVA SEMICON

Error trapping circuit and decoding method based on asymmetric quantum cyclic burst error code

ActiveCN114513213BBurst error correctionCode conversionEngineeringBurst error
The application discloses an error capturing circuit and decoding method based on an asymmetric quantum cyclic burst error code. The error capturing circuit can quickly locate error positions by cyclically shifting error accompanying formula, and can correct any burst X error and Z error in the range of decoding length of codeword design. The decoding method based on the asymmetric quantum cyclic burst error code and the error capturing circuit can respectively correct Z error and X error, optimizes decoding performance, fully considers degenerate characteristics in decoding to fully exert the decoding limit of quantum coding theory, and realizes correction of more quantum burst errors under the same code rate.
Owner:NANJING UNIV OF SCI & TECH

Memory system and control method

To improve resistance to a burst error.SOLUTION: For each I of 1 or more and I or less, the memory controller generates Mi code words each including a parity having a size of Ni, and divides each of the parities included in the Mi code words into K partial parities, determination processing of determining K * A code words from Mi code words and K or less partial parities of the K * A code words is executed for Mi pieces of write information, a partial parity is selected from the K * A code words, Mi pieces of write information including the selected partial parity are generated, and continuous addresses of a nonvolatile memory are assigned to the K or less partial parities included in each of the Mi pieces of write information. The memory controller executes the determination processing so that the number of pieces of write information in which the sizes of the plurality of partial parities included therein match becomes larger.SELECTED DRAWING: Figure 1
Owner:KIOXIA CORP

Data transmission method, device and system

PendingCN121968377AWireless network protocolsData transmissionBurst error
The embodiment of the invention discloses a data transmission method, device and system. Specifically, a data frame sent by a sending end comprises NSF subframes in one polarization direction, the NSF is an integer greater than 1, each subframe in the NSF subframes comprises a training symbol and a pilot symbol, and at least two subframes in the NSF subframes respectively comprise retention symbols. Therefore, the reserved symbols are distributed dispersedly in any polarization direction of the data frame, and no matter what function the reserved symbols are used for realizing, the reserved symbols have high burst error resistance and good transmission reliability, and can be well applied to various coherent transmission scenes in the future.
Owner:HUAWEI TECH CO LTD

UWB time offset synchronization method based on two-factor dynamic adjustment

The invention belongs to the technical field of integrated circuits, and discloses a UWB (Ultra Wideband) time offset synchronization method based on two-factor dynamic adjustment, which is based on two-dimensional decision logic of time offset error amplitude and error change rate, combines a hysteresis counting check mechanism, dynamically switches loop amplification coefficients k1 and k2 and a reference coefficient, and realizes time offset synchronization. Accurate adaptation of stable adjustment of conventional errors and quick response of burst errors is realized, and while quick convergence is ensured to cope with time-bias sudden change, steady-state jitter is effectively suppressed, invalid power consumption is reduced, synchronization robustness and communication reliability under a complex channel are remarkably improved, and the overall performance of the system is comprehensively optimized.
Owner:NANJING UNIV OF POSTS & TELECOMM

Method for reducing burst error rate based on meta self-supervised learning in wireless communication

The present application relates to the field of wireless communication and mobile communication, and discloses a method for reducing burst bit error rate based on meta self-supervised learning in wireless communication, comprising the following steps: first step: determining the path loss function between a small cell base station (SBS) and its service users and the received signal expression; second step: determining the content popularity distribution and the cache model; third step: proposing a burst bit error rate mechanism and modeling the optimization problem; fourth step: introducing burst bit error rate (BBER) as a measure of channel quality, and solving the joint decision cache placement problem by using a meta-learning-based self-supervised learning algorithm, which can realize online iteration through few-shot learning, make real-time decisions according to the channel state, and reduce transmission errors caused by burst errors in signal transmission.
Owner:GUANGZHOU UNIVERSITY

Mapping schemes for parity codes with shaping

ActiveUS12719605B2Burst errorComputer engineering
Some examples of the techniques described herein may provide schemes to organize shaped payload bits, non-shaped payload bits, and parity bits to allow an increased quantity of bits to be shaped for enhanced performance. Interleaving may be utilized in some aspects to enhance robustness to burst errors. For instance, interleaving schemes for enhancing bit orderings and interleaving are provided. In some approaches, permutation and row-column interleaving may be performed with a quantity of rows. Some approaches may utilize circular rotation and row-column interleaving with a quantity of rows. In some examples, permutation with alphabet-based row-column interleaving with fixed rows may be performed. Some aspects may include permutation and row-column interleaving with a quantity of rows when punctured columns are shaped. In some approaches for modulation mapping, each set of bits may be mapped to a quadrature amplitude modulation (QAM) symbol.
Owner:QUALCOMM INC

Method and system for improving forward error correction in serial coding during data transmission

This invention relates to a method for improving forward error correction of serial coding in data transmission within a vehicle, and compared to the prior art, it offers the advantage of always being able to deterministically control the physical behavior on the transmission channel while reducing resource requirements. Accordingly, according to the proposed method, bit errors are minimized, and transmission errors can be corrected efficiently, i.e., with minimal technical effort. Furthermore, the encoder used is designed with a minimum number of gates, and interleaving is implicitly provided in the proposed method, which is based on the fact that so-called burst errors can be corrected particularly favorably. This implicit interleaving makes it possible to eliminate the buffer memory that was conventionally required for explicit interleaving. In addition, the invention ensures that user data can be encoded favorably with respect to transmission along with correction metadata. According to the invention, it can be guaranteed that not only user data but also correction data can be line-coded or line-encoded. The invention also relates to a system device similarly designed to perform this method, and a computer program product having control commands for performing this method.
Owner:INOVA SEMICON

Encoding method, decoding method, device and terminal for communication while drilling

An encoding method and decoding method, device and terminal for while-drilling communication, the data bit vector to be sent to the ground is encoded based on the error correction code encoding rule in the embodiments of the present disclosure, the error correction ability of the vector is improved; the information structure is changed by using the interleaving rule, the randomness of the data is improved, the burst error that may occur in transmission is dispersed, and the anti-interference ability of data transmission is improved; the obtained second error correction code codeword vector is combined and encoded, the joint encoding of error correction code encoding, interleaving and combined code is realized, the constraint between the encoded bits is enhanced, the error correction ability of the pulse sequence vector generated based on the combined code is improved, the pulse communication link considering energy efficiency and error correction performance is established, which provides a basis for reliable transmission of data in the mud pulse communication channel, and provides technical support for realizing reliable well-to-ground transmission communication.
Owner:TSINGHUA UNIVERSITY

Mapping schemes for parity codes with shaping

Some examples of the techniques described herein may provide schemes to organize shaped payload bits, non-shaped payload bits, and parity bits to allow an increased quantity of bits to be shaped for enhanced performance. Interleaving may be utilized in some aspects to enhance robustness to burst errors. For instance, interleaving schemes for enhancing bit orderings and interleaving are provided. In some approaches, permutation and row-column interleaving may be performed with a quantity of rows. Some approaches may utilize circular rotation and row-column interleaving with a quantity of rows. In some examples, permutation with alphabet-based row-column interleaving with fixed rows may be performed. Some aspects may include permutation and row-column interleaving with a quantity of rows when punctured columns are shaped. In some approaches for modulation mapping, each set of bits may be mapped to a quadrature amplitude modulation (QAM) symbol.
Owner:QUALCOMM INC

A method and system for improving error correction capability of LDPC code

The application belongs to the technical field of magnetic tape storage coding, and discloses a coding and decoding method and system for improving the error correction capability of LDPC code, wherein the coding scheme comprises the following steps: first, using LDPC code to encode to obtain a coded code word; interleaving a plurality of obtained coded code words; and performing AMD code encoding on the data matrix after interleaving processing row by row. The decoding scheme comprises the following steps: first, performing AMD code decoding on the received data matrix row by row; performing deinterleaving on the data matrix obtained after AMD code decoding to restore the LDPC code word; performing LDPC code decoding to obtain the original information. The application introduces AMD code for error detection, locates the burst error, improves the correction capability of the LDPC code for the burst error, improves the error correction capability of the AMD code through interleaving processing of the LDPC code, effectively improves the error correction capability under a high probability, and realizes significant technical progress.
Owner:UNIV OF ELECTRONICS SCI & TECH OF CHINA

A forward error correction method for 1.6T PAM4 signals based on the optimal parity bit length of RS coding

PendingCN122660822AForward error correctionBurst error
The application discloses a 1.6T PAM4 signal forward error correction method based on RS coding optimal check bit number, relates to the technical field of communication forward error correction, and comprises the following steps: collecting link observation data of 1.6T PAM4 signals, establishing an RS code word level error observation window according to RS code word boundary information, obtaining the number of error symbols, burst error coverage information and pre-correction error code rate of each RS code word, calculating the maximum number of error symbols, error symbol number discrete degree and high error code word proportion, generating a code word internal error aggregation index, and determining an aggregation correction margin in combination with the burst error coverage information; screening candidate RS coding check bit numbers according to a target post-correction error code rate, the maximum number of error symbols and the aggregation correction margin, selecting the one with the lowest coding overhead as the RS coding optimal check bit number, and performing RS forward error correction coding and decoding. The application realizes error code sensing and RS coding optimal check bit number selection, and takes into account error correction reliability and transmission overhead.
Owner:YUANQI SEMICONDUCTOR (HANGZHOU) CO LTD

Data transmission method and apparatus, system and computer-readable storage medium

The present application discloses a data transmission method, an apparatus, a system, and a computer-readable storage medium, which relate to the field of communication technology. The method includes: a first module performs convolutional interleaving on symbols included in a plurality of obtained first codewords to obtain an interleaving result, where the first codeword is a codeword obtained by encoding the first data using a first FEC code; the first module obtains second data including identification information based on the interleaving result and transmits the second data to a second module; the convolutional interleaving is performed on the symbols included in the plurality of first codewords, so that when a burst error subsequently occurs in the second data, the burst error is distributed across multiple symbols, reducing the BER of the second data after error correction; when the second data includes a second codeword, the identification information includes codeword boundary information of the second codeword, eliminating the need to insert additional data as the identification information, thereby reducing data transmission costs.
Owner:HUAWEI TECH CO LTD

Anti-error robust image steganography method based on background-noise-free low-frequency embedding

ActiveCN121940491AAccurate judgmentSolve the problem of increasing bit error rate and destroying reversibilityPictoral communicationAlgorithmFrequency domain decomposition
The invention discloses an anti-error robust image steganography method based on background-noise-free low-frequency embedding, and the method comprises the steps: carrying out the preprocessing and hybrid coding of an original secret image, and generating a final secret embedded stream; 5 / 3 integer wavelet transform is carried out on the carrier image to decompose the frequency domain, a first-level low-frequency sub-band is extracted, texture activity is calculated in a blocking mode, and an embedded mask is generated; modulating and setting a quantization step size and a jitter bias based on a quantization index, and adjusting a block mean value and superposing an offset based on a bit to be embedded to complete embedding; the method comprises the following steps: performing integer wavelet transform and block statistics on a received image, obtaining an initial bit stream by using a minimum distance method of quantization index modulation, and reconstructing and outputting a secret image through anti-interleaving, error correction decoding, inverse whitening and inverse scrambling processing. According to the method, the problems of poor safety and weak burst error resistance of traditional steganography are solved, the balance of robustness and concealment is realized, and the reliability of covert communication under a complex channel is improved.
Owner:GUIZHOU UNIV

Wireless network error control method and system

The invention discloses a wireless network error control method and system, and the method is a wireless network error control method based on a Reed-Solomon code, and comprises the following steps: carrying out RS coding on a data packet at a transmitting end; performing redundancy compression on the RS coding packet; performing error check on the data packet at a receiving end; and successfully receiving or retransmitting the data packet. According to the invention, the network resource waste is effectively reduced through the innovative RS redundant compression coding algorithm; the burst error processing capability is remarkably enhanced by utilizing a cross check relationship of adjacent data packets; and a cross-packet verification and retransmission strategy is adopted to realize the balance between reliability and efficiency.
Owner:TIANJIN UNIVERSITY OF TECHNOLOGY

A robust image steganography method based on low-frequency embedding with no background noise

ActiveCN121940491BAccurate judgmentSolve the problem of increasing bit error rate and destroying reversibilityPictoral communicationAlgorithmFrequency domain decomposition
This invention discloses an error-resistant robust image steganography method based on low-frequency embedding without background noise. The method includes: preprocessing and hybrid encoding the original secret image to generate a final secret embedding stream; performing a 5 / 3 integer wavelet transform on the carrier image to decompose the frequency domain, extracting the first-level low-frequency sub-band, calculating texture activity in blocks, and generating an embedding mask; setting the quantization step size and jitter bias based on quantization index modulation, adjusting the block mean based on the bits to be embedded, and superimposing the offset to complete the embedding; performing integer wavelet transform and block statistics on the received image, obtaining the initial bit stream using the minimum distance method of quantization index modulation, and reconstructing the output secret image through deinterleaving, error correction decoding, inverse whitening, and inverse scrambling. This invention solves the problems of poor security and weak resistance to burst errors in traditional steganography, achieving a balance between robustness and concealment, and improving the reliability of covert communication in complex channels.
Owner:GUIZHOU UNIV

Burst error list decoding method of RS code based on G-FFT

PendingCN122068911ABurst error list decoding process optimizationReduce decoding timeCode conversionCyclic codesCommunications systemParallel computing
The invention relates to a burst error list decoding method of an RS code based on G-FFT. The burst error list decoding method comprises the following steps: initializing parameters, constructing the RS code, folding a receiving vector, carrying out G-IFFT conversion, decoding an IRS code matrix obtained by conversion, carrying out G-FFT conversion, unfolding an obtained inverse matrix, and carrying out burst error screening to generate an output sequence. According to the invention, the problem of burst error list decoding of RS codes is converted into the problem of burst error list decoding of IRS codes by using G-FFT, so that the error correction performance of the RS codes is enhanced. According to the method, the limitation of the prior art is broken through, the burst error can be corrected under the condition of reaching the Single boundary, and when the code length is n, the decoding complexity of the method is only quasi-linear time O (nlogn). The improvement significantly improves the decoding efficiency and reliability, and has important practical application value for a high-speed communication system.
Owner:SHANGHAI JIAOTONG UNIV