Check patentability & draft patents in minutes with Patsnap Eureka AI!

USB 2.0 protocol analyzer based on an FPGA and an analysis method

A protocol analyzer and differential impedance technology, used in instruments, data conversion, electrical digital data processing, etc., can solve the problems of USB protocol complexity, instrument sampling dead zone, high transparency, and improve system processing capacity and reduce performance. requirements, the effect of overcoming the sampling dead zone

Inactive Publication Date: 2019-04-19
SHANDONG CHAOYUE DATA CONTROL ELECTRONICS CO LTD
View PDF4 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] Universal Serial Bus USB (Universal Serial Bus) has become a data transmission interface commonly used by computer peripherals because of its versatility, high-speed and plug-and-play characteristics. However, because the USB bus uses NRZI encoding format and no clock synchronization Differential data transmission mode, its bus activity content is highly transparent to users, and the complexity of the USB protocol itself makes it very difficult to develop USB host controllers, USB devices, USB firmware programs, and USB drivers, and the development cycle is generally longer. On the other hand, as the USB bus becomes the mainstream data transmission interface, the testing and maintenance problems of USB devices are also becoming more and more prominent. At present, the logic analyzer or protocol analyzer used for USB device testing is generally expensive, and some The instrument has a serious sampling dead zone, which is difficult to meet the application needs of developers

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • USB 2.0 protocol analyzer based on an FPGA and an analysis method
  • USB 2.0 protocol analyzer based on an FPGA and an analysis method
  • USB 2.0 protocol analyzer based on an FPGA and an analysis method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] The invention provides a USB protocol analyzer based on FPGA, such as figure 1 and figure 2 As shown, it includes: a differential signal sampling input module 1, a logic control device 2, a host interface 3 and a data memory 4;

[0028] The differential signal sampling input module 1 and the data memory 4 are respectively connected to the logic control device 2;

[0029] The differential signal sampling input module 1 is used to collect the data transmitted on the USB2.0 differential bus of the device under test under normal working conditions;

[0030] The logic control device 2 is used to implement the enumeration of the USB2.0 protocol analyzer, read the sampling results from the sampling front end, buffer the data to the data memory, and send the sampling data in units of USB packets of a preset size through the host interface 3 Upload to the monitoring host.

[0031] The techniques described here can be implemented in hardware, software, firmware or any combina...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a USB 2.0 protocol analyzer based on an FPGA and an analysis method. A differential signal sampling input module is used for collecting data transmitted on a USB 2.0 differential bus under the normal working condition of tested equipment; And the logic control device is used for realizing enumeration of the USB2.0 protocol analyzer, reading a sampling result from the sampling front end, buffering data to the data memory, and uploading the sampling data to the monitoring host through the host interface by taking a USB data packet with a preset size as a unit. Low-voltagedifferential signals of differential data buses of high-speed and full-speed USB equipment can be sampled and analyzed in real time; By using the concurrent processing characteristic of hardware, theproblem of sampling dead zone is solved, the problems of data accumulation and packet loss caused by transmission phase difference of different USB interfaces are solved, the requirement on the performance of a main processor is reduced, the design cost is reduced, and an effective support is provided for development and testing of a USB system.

Description

technical field [0001] The invention relates to the field of computer hardware, and more specifically relates to an FPGA-based USB2.0 protocol analyzer and analysis method. Background technique [0002] Universal Serial Bus USB (Universal Serial Bus) has become a data transmission interface commonly used by computer peripherals due to its versatility, high-speed and plug-and-play characteristics. However, because the USB bus uses NRZI encoding format and no clock synchronization Differential data transmission mode, its bus activity content is highly transparent to users, and the complexity of the USB protocol itself makes it very difficult to develop USB host controllers, USB devices, USB firmware programs, and USB drivers, and the development cycle is generally longer. On the other hand, as the USB bus becomes the mainstream data transmission interface, the testing and maintenance problems of USB devices are becoming more and more prominent, and the logic analyzers or proto...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F13/42G06F5/06
CPCG06F5/065G06F13/4282G06F2213/0042
Inventor 韩敏吴之光李凯一王一矾
Owner SHANDONG CHAOYUE DATA CONTROL ELECTRONICS CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More