FPGA authorization verification method and device and processing equipment

A verification method and equipment code technology, which is applied in electrical digital data processing, computer security devices, software deployment, etc., can solve problems such as poor controllability, complicated material management and production process, and FPGA cannot be started

Inactive Publication Date: 2019-06-18
BEIJING KUANGSHI TECH
View PDF6 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Before the FPGA module is sold, the efuse will be programmed in advance, and the FPGA chip will be processed into an encrypted chip. Only the firmware program encrypted with the same key can work on the encrypted chip, and the firmware program without encryption or encrypted with a different key Will cause the FPGA to fail to start
[0003] The firmware program of the FPGA module can be divided into various types according to its function, such as detecting firmware program, identifying firmware program, etc. If different function FPGAs are distinguished by programming different efuse keys, since efuse can only be programmed once, It cannot be changed after burning, and cannot be upgraded twice
At the same time, programming different efuse keys for FPGAs with various functions will also bring about complex material management and production processes and poor controllability

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA authorization verification method and device and processing equipment
  • FPGA authorization verification method and device and processing equipment
  • FPGA authorization verification method and device and processing equipment

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0028] First, refer to figure 1 An example electronic device 100 for implementing the FPGA authorization verification method, device and processing device according to the embodiments of the present invention will be described.

[0029] Such as figure 1 Shown is a schematic structural diagram of an electronic device. The electronic device 100 includes one or more processors 102, one or more storage devices 104, an input device 106, and an output device 108. These components are connected via a bus system 112 and / or other forms of interconnected by a connecting mechanism (not shown). It should be noted that figure 1 The components and structure of the electronic device 100 shown are only exemplary, not limiting, and the electronic device may also have other components and structures as required.

[0030] The processor 102 can be implemented in at least one hardware form of a digital signal processor (DSP), a field programmable gate array (FPGA), and a programmable logic arra...

Embodiment 2

[0036] see figure 2 A flow chart of a FPGA authorization verification method shown, the method can be performed by the electronic device provided in the foregoing embodiment, and the method specifically includes the following steps:

[0037] Step S202, at startup, receiving authorization calculation information sent by the server. Wherein, the authorization calculation information is encrypted and calculated by the device code of the FPGA and the characteristic value of the function corresponding to the firmware.

[0038] When the FPGA chip is started, it is necessary to verify whether the current firmware is authorized firmware, and only when it is verified that it is authorized firmware can it continue to start and work on the chip. In order to distinguish FPGA chips with different functions, different authorization information may be set for different functions. At startup, the authorized computing information sent by the server can be received. The server can be a local s...

Embodiment 3

[0058] For the FPGA authorization verification method provided in Embodiment 2, the embodiment of the present invention provides an FPGA authorization verification device, see Figure 4 A structural block diagram of an FPGA authorization verification device shown, including:

[0059] The receiving module 402 is used to receive the authorized computing information sent by the server when starting; wherein, the authorized computing information is encrypted and calculated by the feature value corresponding to the device code of the FPGA and the function of the firmware;

[0060] Judgment module 404, used to judge whether the authorization calculation information is consistent with the pre-stored authorization information; wherein, the authorization information is encrypted and calculated by the feature value corresponding to the device code and the FPGA authorization function;

[0061] Start module 406, if consistent, continue to start FPGA;

[0062] Stop module 408, configured ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides an FPGA authorization verification method and device and processing equipment, and relates to the technical field of artificial chips, and the method comprises the steps: receiving authorization calculation information sent by a server during starting, Wherein the authorization calculation information is obtained by performing encryption calculation on an equipment code of the FPGA and a characteristic value corresponding to a function of firmware; Judging whether the authorization calculation information is consistent with pre-stored authorization information or not, Wherein the authorization information is obtained by performing encryption calculation on characteristic values corresponding to the equipment code and the FPGA authorization function; If yes, startingthe FPGA; And if not, stopping starting the FPGA. different information does not need to be burnt by relying on the efuse, firmware with different functions can be authorized under the condition thatthe efuse is the same, secondary upgrading can be carried out on the chip, and the problems of material management, high production cost and low controllability caused by the fact that different efusesecret keys are burnt at present can be avoided.

Description

technical field [0001] The present invention relates to the field of chip technology, in particular to an FPGA authorization verification method, device and processing equipment. Background technique [0002] Existing FPGA (Field-Programmable Gate Array, Field Programmable Gate Array) modules usually use efuse (electronic fuse, electronic fuse) encryption method, and efuse is a one-time programmable memory that can only be programmed once. Before the FPGA module is sold, the efuse will be programmed in advance, and the FPGA chip will be processed into an encrypted chip. Only the firmware program encrypted with the same key can work on the encrypted chip, and the firmware program without encryption or encrypted with a different key Will cause the FPGA to fail to start. [0003] The firmware program of the FPGA module can be divided into various types according to its function, such as detecting firmware program, identifying firmware program, etc. If different function FPGAs ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F21/12G06F21/51G06F8/65
Inventor 梁喆朱雨
Owner BEIJING KUANGSHI TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products