Data read-write synchronization circuit and data read-write method

Abstract

The invention provides a data read-write synchronization circuit and a data read-write method, and the method comprises the steps: setting a high REQ _ T pulse signal as a TCLK clock signal period, and enabling a fifth D trigger to output a high-level signal; synchronizing the high-level signal through an RCLK clock signal clock domain and then outputting an REQ _ R signal; when the REQ _ R signalis raised, enabling the clock domain of the RCLK clock signal to read data; after the clock domain of the RCLK clock signal finishes reading the data, enabling the ACK _ R pulse signal to be high; and clearing the signal in the fifth D trigger, changing the ACK _ T signal into a low level, and completing data reading and writing. The control signal in the data read-write synchronization circuit is latched by the D trigger and the reset register, the data sending end sends a request, and the receiving end is cleared, so that the data read-write synchronization circuit is particularly suitablefor the data sending end to enter a latch mode, non-waiting processing is realized, wrong data is avoided, and reliable transmission of the data is ensured.

Description

technical field [0001] The invention relates to the field of integrated circuit design, in particular to a data read-write synchronous circuit and a data read-write method. Background technique [0002] In the field of digital circuit design, data transmission scenarios across clock domains often occur, and data needs to interact in two or more clock domains. Since in a multi-clock domain system, data transmission across clock domains is unavoidable, and because the operating edge relationship of the clocks between different clock domains is uncertain, data is transmitted from one clock domain to another. , there may be insufficient setup or hold times. When the setup time or hold time is insufficient, metastable values ​​will be generated, erroneous data will appear, and the whole system will go wrong. [0003] Therefore, it is necessary to propose a new synchronous circuit for reading and writing data to solve the above problems. Contents of the invention [0004] In ...

AI Technical Summary

Problems solved by technology

When the setup time or hold time is insufficient, metastable values ​​will be generated, erroneous data will appear, which will lead to errors in the whole system

Images