Time-triggered Ethernet clock synchronization method based on crystal oscillator frequency digital compensation

A time-triggered, crystal-oscillating frequency technology, applied in time-division multiplexing systems, electrical components, multiplexing communications, etc., can solve problems such as reduced synchronization accuracy and asynchronous network nodes, to improve accuracy and reduce phase deviation , Improve the effect of clock synchronization accuracy

Inactive Publication Date: 2019-10-01
BEIJING UNIV OF TECH
View PDF3 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] The purpose of the present invention is to solve the problem that network nodes enter an asynchronous state due to frequency deviation in the synchronization process of time-triggered Ethernet clocks, using Opnet network calculation tools to establish a time-triggered Ethernet model based on the SAEAS6802 protocol, and the simulation results Synchronize time information; use VerilogHDL to design the hardware of the network node model established in Opnet, design a crystal oscillator frequency digital compensation module in the node local clock module, compensate the crystal oscillator frequency deviation according to the temperature of the node's environment, eliminate the crystal oscillator frequency deviation, and improve Time-triggered Ethernet clock synchronization accuracy

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Time-triggered Ethernet clock synchronization method based on crystal oscillator frequency digital compensation
  • Time-triggered Ethernet clock synchronization method based on crystal oscillator frequency digital compensation
  • Time-triggered Ethernet clock synchronization method based on crystal oscillator frequency digital compensation

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] Below in conjunction with accompanying drawing and specific embodiment the method of the present invention is further described, and concrete steps of the present invention are as follows:

[0025] Step 1: Refer to attached figure 1 , using the Opnet network calculus tool to establish a typical topology model of time-triggered Ethernet. The typical topology model is a star structure, including one CM node, three SM nodes and one SC node.

[0026] Step 2: Refer to attached figure 2 , use the Opnet network calculation tool to build the model of each node, where the SM and CM nodes include a rcv, xmt and proc respectively. CM nodes include four rcvs, four xmts and one hub. rcv is used to receive pcf frames, xmt is used to send pcf frames, and proc and hub are used to control the sending and receiving of frames.

[0027] Step 3: Refer to attached image 3 , use the Opnet network calculation tool to build the process state machine of the node, and simulate the time info...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a time-triggered Ethernet clock synchronization method based on crystal oscillator frequency digital compensation, relates to the technical field of clock synchronization of adistributed communication network, and solves the problem of frequency deviation calibration in a clock synchronization process. According to the method, a clock trigger Ethernet model is establishedbased on an SAE AS6802 protocol, and a clock synchronization process is simulated through network calculation. A VerilogHDL tool is adopted to design crystal oscillator frequency-temperature characteristic curve lookup table and improved local clock module comprising crystal oscillator frequency digital compensation module, and is applied to a network node hardware model. The local clock module isimproved to occupy less hardware cost, the digital frequency deviation of the crystal oscillator is compensated, the network clock synchronization precision is effectively improved, and the method can be widely applied to an aerospace electronic system and a vehicle-mounted control system.

Description

technical field [0001] The invention relates to the technical field of clock synchronization of a distributed communication network, in particular to a time-triggered Ethernet clock synchronization method based on crystal frequency digital compensation and a hardware structure design scheme of each network node model. Background technique [0002] Time-triggered Ethernet combines real-time performance and fault tolerance with the flexibility and high speed of ordinary Ethernet, providing support for aerospace electronic systems, automatic driving and other control fields. As a distributed communication network, it carries the operation of key information such as task scheduling, timing control, and data transmission in the system. Its real-time performance and stability have an important impact on the completion of measurement and control tasks. [0003] In time-triggered Ethernet, the SAE AS6802 protocol formulates a time-triggered mechanism to establish a globally unified ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H04J3/06
CPCH04J3/0635
Inventor 袁海英张凯郑彤贾云鹏
Owner BEIJING UNIV OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products