Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

34 results about "Network clock" patented technology

Systems and Methods for Efficient Convergence for Time Servo

PendingUS20250132967A1Multi-frequency code systemsComputer hardwareNetwork clock
Systems and methods for packet-based network clock synchronization are provided. An integrated circuit device may include a local clock and a packet-based synchronization servo to apply a control loop to synchronize the local clock with a remote clock. The control loop may include a frequency correction to accelerate convergence.
Owner:ALTERA CORP

Network node time synchronization method and industrial internet

PendingCN120150883ATime-division multiplexTransmissionTimestampNetwork clock
The invention discloses a time synchronization method for network nodes. The method specifically comprises the following steps: determining a master node and slave nodes in a network; and periodically detecting the frequency offset rate Rf of the slave clock relative to the master clock and the transmission delay Nddelay between the master node and the slave node, and correcting the current timestamp of the slave clock based on the current timestamp of the master clock to realize the synchronization of the slave clock and the master clock. The master clock with high clock precision is arranged in the network, and the time of the slave clock is regularly calibrated based on the master clock, so that the basic synchronization of the clocks of the nodes in the network is maintained, and the cost required for maintaining the basic synchronization of the network clocks is relatively low.
Owner:YANGTZE RIVER DELTA HART ROBOT IND TECH RES INST

Network clock synchronization with quantum systems in an entangled state

A clock synchronization method is disclosed. The method comprises receiving master timing synchronization data from a master clock device, wherein the master timing synchronization data is based at least in part on quantum data obtained from a first quantum device of the master clock device. The method comprises determining local timing synchronization data that is based at least in part on local quantum data obtained from a second local quantum device, wherein the second local quantum device is entangled with the first quantum device such that the local quantum data and the quantum data obtained from the first quantum device are identical at a same time. The method comprises using the determined local timing synchronization data and the received master timing synchronization data to determine a timing correction factor. The method comprises correcting a local system time using the timing correction factor.
Owner:META PLATFORMS INC

Communication systems and methods for synchronizing clock timing and frequency

Communication systems and methods are disclosed herein. In an embodiment, a communication system includes a grandmaster clock and a modem unit. The grandmaster clock is configured to output a primary clock reference based on a received signal. The modem unit is configured for communication with a remote terminal. The modem unit includes a network clock configured to be tuned based on the primary clock reference. The network clock is further configured to output a first signal to be used for a time reference for communications with the remote terminal. The modern unit also includes a master clock configured to be tuned based on the primary clock reference. The master clock is further configured to output a second signal to be used for a frequency reference for communications with the remote terminal.
Owner:HUGHES NETWORK SYST

A Time Synchronization Method for 5G and TSN Converged Networks Based on Timestamp Compensation Algorithm

This invention relates to a time synchronization method for 5G and TSN converged networks based on a timestamp compensation algorithm, belonging to the field of cross-network time synchronization. It includes: introducing a 5G network as a TSN virtual bridge into the TSN network to form a cross-network, which includes a TSN1 network, a 5G network, and a TSN2 network. The cross-network uses the TSN switches in the TSN1 network as the master clock and the TSN devices in the TSN2 network as slave clocks. Synchronization is achieved by transmitting time synchronization information step-by-step across the NW-TT module, the 5G network clock domain, and the DS-TT module. The cross-network time synchronization includes TSN2 network time synchronization, 5G network time synchronization, and TSN2 network time synchronization. This invention improves the accuracy of time synchronization by calculating the frequency offset and dwell time between NW-TT and DS-TT within the 5G system and performing time compensation in the DS-TT.
Owner:CHONGQING UNIV OF POSTS & TELECOMM

Time synchronization system and method of TSN train communication network

PendingCN121643963ATime-division multiplexTransmissionNetwork clockEngineering
The invention relates to a time synchronization system and method of a TSN train communication network. The system comprises a backbone network clock domain, a marshalling network clock domain and an intermediate clock domain formed by connecting backbone network nodes and marshalling network nodes, the two backbone network clock domains receive the same external clock source through each autonomous clock node to realize time synchronization, and provide a unified time reference for each marshalling network clock domain; under the condition that the time synchronization of the clock domain of the backbone network is abnormal or invalid, the backbone network node sends a synchronization abnormal signal to the marshalling network node of the intermediate clock domain where the backbone network node is located; the marshalling network clock domain is used for realizing time synchronization of equipment supporting the TSN in the marshalling network; under the condition that the synchronization abnormal signal is received, the marshalling network node of the middle clock domain does not enable the time synchronization function, so that the backbone network clock domain is isolated from the marshalling network clock domain where the marshalling network node is located. The problem that large-area synchronization abnormity of the whole vehicle may be caused once the time synchronization of the backbone network fails is solved.
Owner:CRRC ZHUZHOU ELECTRIC LOCOMOTIVE RESEARCH INSTITUTE CO LTD

Clock synchronization method, node device, chip and computer storage medium

PendingCN120090751ATime-division multiplexFault toleranceNetwork clock
The embodiment of the invention provides a clock synchronization method, a node device, a chip and a computer storage medium. The method comprises the following steps: identifying a first target transmission interface in two transmission interfaces, wherein the first target transmission interface is an interface which establishes a link with an upstream node in the two transmission interfaces; and controlling the two transmission interfaces to determine an interface clock based on the recovered network clock, so that the interface clocks of the two transmission interfaces are aligned with the recovered network clock, and the recovered network clock is a clock determined by the first target transmission interface based on the data signal received from the upstream node. Based on the above scheme, because the two transmission interfaces can be randomly connected with the upstream node, the fault tolerance of the network is increased, and the assembly requirement and the test cost are simplified at the same time.
Owner:SHENZHEN GOODIX TECH CO LTD

Time-sensitive network clock synchronization recovery method, device, equipment, storage medium and product

PendingCN121150861ATime-division multiplexComputer hardwareNetwork clock
The invention discloses a time-sensitive network clock synchronization recovery method and device, equipment, a storage medium and a product, and the method comprises the steps: switching a predetermined candidate master clock into a master clock in response to the abnormality of the master clock; a synchronization message is sent through the master clock, the synchronization message comprises a newly added slave clock hopping field, whether first synchronization is carried out or not is judged through each slave clock according to the first synchronization identifier, if yes, whether the value of the slave clock hopping field is a first preset value or not is judged, and if yes, a candidate master clock notification is broadcasted through the slave clock; judging whether the value of the local slave clock hopping field is a first preset value or not through each slave clock, and if so, determining a candidate master clock according to the performance parameter of the slave clock included in the candidate master clock notification and the local parameter; if not, determining that the slave clock corresponding to the notification is a candidate master clock; by pre-determining the candidate master clock, the master clock can be quickly switched when the master clock is abnormal, so that the continuity and reliability of clock synchronization of the time-sensitive network are guaranteed.
Owner:PURPLE MOUNTAIN LAB

Clock synchronization methods, devices, boards, and computer-readable storage media

ActiveCN117155504Bavoid cloggingrelatively small errorTime-division multiplexNetwork clockControl system
This application discloses a clock synchronization method, apparatus, board, and computer-readable storage medium, relating to the field of network time synchronization technology. The service card encapsulates a device sending timestamp in a first NTP request message sent by the main control card based on the first current service system time to obtain a second NTP request message, which is then sent to the NTP server. Based on the second current service system time, the service card encapsulates a device receiving timestamp in a second NTP response message sent by the NTP server to obtain a first NTP response message. The first NTP response message is then sent to the main control card, allowing the main control card to calculate the network clock deviation between itself and the NTP server based on the first NTP response message, and adjust the main control system time accordingly. This method avoids the problem of large errors between the device sending timestamp and the device receiving timestamp, thus ensuring that the network clock deviation calculated by the main control card will not have significant errors.
Owner:MAIPU COMM TECH CO LTD

Surface logging system, network clock synchronization method and electronic device

PendingCN122316523AData packNetwork clock
This application provides a surface logging system, a network clock synchronization method, and electronic equipment, belonging to the field of petroleum logging technology. The method includes: periodically broadcasting time synchronization protocol data packets based on a clock server; synchronizing the current operating time of the depth tension display panel and the current operating time in the logging data uploaded by the first type of logging instrument to the logging network as the system reference time, based on the depth tension display panel and the first type of logging instrument; periodically broadcasting time synchronization protocol data packets to the logging network using a time synchronization protocol; receiving the time synchronization protocol data packets based on a second type of logging instrument and synchronizing the current operating time in the logging data uploaded by the second type of logging instrument to the logging network as the system reference time; or synchronizing the current operating time of the second type of logging instrument with the operating time of the depth tension display panel based on the depth tension display panel. This application's solution can realize logging operations in all logging scenarios.
Owner:CHINA NAT PETROLEUM CORP +1

Clock adjustment method and device, electronic equipment, storage medium and product

PendingCN120785455ATime-division multiplexComputer hardwareNetwork clock
The invention discloses a clock adjustment method and device, electronic equipment, a storage medium and a product. The method comprises the following steps: generating a clock adjustment strategy table according to clock performance parameters of each clock source; the clock sources comprise network clocks and system clocks of the network ports, the clock adjustment strategy table at least comprises allowed synchronization source sets corresponding to the clock sources, and the allowed synchronization source sets represent clock source sets which are configured for the clock sources and are allowed to serve as clock synchronization references; determining a reference clock and a to-be-adjusted clock corresponding to the clock adjustment instruction; and based on the clock adjustment strategy table, when the reference clock belongs to the allowed synchronization source set of the to-be-adjusted clock, synchronizing the to-be-adjusted clock to the reference clock. According to the scheme, the clock performance parameters of all the clock sources in the terminal equipment and the allowed synchronization source set are integrated through the clock adjustment strategy table, so that clock adjustment operation is managed in a unified mode, it is ensured that the to-be-adjusted clock is adjusted to the clock with higher performance, and therefore high-precision and high-reliability clock synchronization is achieved.
Owner:PURPLE MOUNTAIN LAB

A Clock Synchronization Method, Device, Equipment and Medium for Wireless Sensor Networks

The present application discloses a clock synchronization method, device, equipment and medium for a wireless sensor network. Based on the clock parameters and measurement parameters of a target node, a system model of the target node is established; the system model is used to calculate the frequency and offset of the target node; the system model takes into account both frequency and offset, improving the stability of clock synchronization. The target node is any one of all nodes in the wireless sensor network. Using the weighted average algorithm, iterative processing is performed on the system model and the weight matrix corresponding to the wireless sensor network to determine the common frequency and common offset of the wireless sensor network. According to the common frequency and common offset, the frequency and offset of the target node are adjusted. Through the weighted average method, each node in the network makes its own frequency and offset in the wireless sensor network approach the recognized common frequency and common offset among nodes through continuous iteration, so as to achieve a high-precision synchronization of the network clock.
Owner:NANHUA UNIV

Method, apparatus, and computer equipment for dynamic clock frequency adjustment of large model accelerators

This disclosure provides a method, apparatus, and computer device for dynamic clock frequency adjustment of a large model accelerator, relating to the field of integrated circuit design, particularly to the field of power consumption management of artificial intelligence chips. The implementation scheme is as follows: obtaining the operation type and working stage of the large model accelerator executing the current computing task; determining the actual running batch size and theoretical full-load batch size required to execute the current computing task; in response to the working stage being the decoding stage, adjusting the frequency of the computing clock based on the ratio of the actual running batch size to the theoretical full-load batch size; in response to the working stage being the pre-filling stage, adjusting the frequency of the on-chip network clock and the transfer rate of the memory system based on the ratio of the theoretical full-load batch size to the actual running batch size; during the execution of the current computing task, when a transient switch occurs due to a step jump in the computing load, adjusting the frequency of the computing clock to a preset low-frequency clock threshold for transition buffering.
Owner:MOXIN ARTIFICIAL INTELLIGENCE TECH (SHENZHEN) CO LTD

Master clock switching method, CNC, TSN converter, storage medium and program product

The invention discloses a master clock switching method, a CNC, a TSN converter, a storage medium and a program product. The method comprises the following steps: acquiring master clock information respectively corresponding to a 5G network and a TSN network according to a preset period; determining a master clock abnormal condition of one of the TSN network and the 5G network in the converged network based on the master clock information; when the main clock is abnormal, a main clock switching notification is generated, and the main clock switching notification comprises the abnormal network of the main clock, the normal network of the main clock, the normal ID of the main clock and other information; and sending the master clock switching notification to the TSN converter in the 5G network. According to the technical scheme, when the master clock breaks down, the master clock can be accurately and efficiently switched to other master clocks to keep clock synchronization, so that the reliability of clock synchronization of the TSN network and the 5G network in the fusion network is guaranteed, and the deterministic transmission of the 5G-TSN fusion network is guaranteed.
Owner:PURPLE MOUNTAIN LAB

3D Integrated Circuit Device

PendingUS20260182345A13d integrated circuitNetwork clock
A device includes a first device tier including a first set of active devices and a second device tier including a second set of active devices. The device also includes a clocked circuit including first active devices of the first set of active devices, and a clock distribution network including a plurality of clock signal routing interconnects arranged in an interconnect structure arranged at a side of the first device tier facing the second device tier. The device also includes a set of active clock devices formed by second active devices of the second set of active devices. The clocked circuit is connected to the clock distribution network to receive a clock signal.
Owner:INTERUNIVERSITAIR MICRO ELECTRONICS CENT (IMEC VZW)

Network clock synchronization method and device, electronic equipment and storage medium

The invention discloses a network clock synchronization method and device, electronic equipment and a storage medium. The method is applied to a target node deployed in a network area, and comprises the steps that network state data corresponding to the target node and a clock synchronization path where the target node is located are acquired, the clock synchronization path is any one of links where the target node is located in a network topology corresponding to the network area, and a plurality of nodes are deployed on the clock synchronization path; the clock synchronization frequency of the target node is adjusted according to the network state data and the clock precision level corresponding to the target node, the target clock synchronization frequency is obtained, and the clock precision level is used for representing the clock synchronization priority corresponding to the target node; acquiring clock errors corresponding to other nodes on the clock synchronization path; and under the target clock synchronization frequency, adjusting the clock precision of the target node based on the clock error to obtain the target clock precision. According to the scheme provided by the embodiment of the invention, the precision of clock synchronization can be improved.
Owner:CHINA MOBILE GROUP ANHUI +1

Homologous clock structure applied to ultra-high-speed signal acquisition and processing system and configuration method

The invention belongs to a clock structure in the field of communication, and relates to a homologous clock structure applied to an ultra-high-speed signal acquisition and processing system and a configuration method, and the homologous clock structure comprises a clock source, a first-stage low-jitter clock distribution network, a second-stage multi-channel double-loop phase-locked loop, a third-stage high-frequency phase-locked loop and a clock expansion network which are connected in sequence, the clock source is composed of a differential crystal oscillator and an external clock. The first-stage low-jitter clock distribution network consists of two double-path low-jitter clock buffers; the second-stage multi-channel double-loop phase-locked loop is composed of two ultra-low phase noise oscillators and two double-loop phase-locked circuits; the third-stage high-frequency phase-locked loop and clock expansion network consists of two high-frequency phase-locked loops and four 12-path clock buffers; by setting the priority of the clock source, the internal or external clock source can be flexibly selected.
Owner:CHONGQING UNIV

A Multi-Boundary Adaptive Clock Recovery Method and System for Controlling Delay Jitter

ActiveCN115276870BTime-division multiplexNetwork clockExchange network
The present invention discloses a multi-boundary adaptive clock recovery system and method for controlling delay jitter. The system includes: a data encapsulation module, a switching network, a clock recovery module, and a data decapsulation module. Among them, the data encapsulation module is used to encapsulate the serial bit stream into a payload packet in units of N bytes at the TDM data entrance, add an Ethernet header, and transmit it to the switching network. The switching network is used to connect the data encapsulation module to the clock recovery module. The clock recovery module sets a start threshold through the packet length setting and selects an adaptive clock recovery boundary value, which can effectively control the jitter interval of the clock recovery buffer, and achieve stable control of the data transmission delay and fast convergence of the data delay jitter control during the adaptive clock recovery process.
Owner:CHONGQING JINMEI COMM

Clock disciplining system and method for a hydroacoustic communication device

ActiveCN116527188BAchieve synchronous tamingSolving difficult networking problemsTime-division multiplexHigh level techniquesComputer hardwareNetwork clock
This invention relates to a clock discipline system and synchronization discipline method for underwater acoustic communication devices, belonging to the fields of underwater acoustic communication and underwater positioning and navigation technology. It solves the problem that existing network clock systems in underwater acoustic communication networks based on underwater acoustic communication devices can only discipline the clock of one timing node at a time, making it impossible to synchronously discipline the clocks of multiple timing nodes; furthermore, it fails to balance the accuracy, power consumption, and size of the timing nodes. This invention includes a discipline unit and N timing nodes. The discipline unit sequentially sends discipline commands to the N timing nodes via chip select. After receiving the discipline command, each timing node begins receiving a calibrated second pulse signal from the discipline unit, achieving synchronous discipline of the N timing nodes. Each disciplined timing node generates a second timestamp and a microsecond timestamp. The discipline unit also displays the discipline completion status of each timing node. It is primarily applied in underwater acoustic communication device synchronous clock networks.
Owner:HARBIN ENGINEERING UNIVERSITY SANYA NANHAI INNOVATION & DEVELOPMENT BASE

Time-of-day correction for network clock protocol

In a network having at least one slave node including a slave clock, a method of adjusting the slave clock relative to a master clock of a master node includes, at the slave node, correcting a time of day of the slave clock using (a) a slave pulse signal having a known slave pulse rate, (b) a time-of-day counter of the slave node, and (c) a master pulse signal, based on values of the slave clock at nearest corresponding edges of the slave pulse signal and the master pulse signal, and correcting a frequency of the slave clock using the slave pulse signal, a clock signal of the slave node, and the master pulse signal, based on values of the slave clock at nearest corresponding edges of the master pulse signal. No other clock signal from outside the slave node is used for the corrections.
Owner:MARVELL ASIA PTE LTD

5G-TSN fusion network clock synchronization timer adjusting method, device, equipment, medium and product

PendingCN121310254ASynchronisation arrangementTransmissionNetwork clockTimer
The invention discloses a 5G-TSN fusion network clock synchronization timer adjustment method, device and equipment, a storage medium and a product, and the method comprises the steps: receiving a clock synchronization timer period adjustment notification sent by a 5G system, the adjustment factor is calculated according to an average value of a plurality of continuous residence times when the residence time of the clock synchronization message sent by the TSN system in the 5G system exceeds a residence time threshold value; adjusting the clock synchronization timer period of the TSN system according to the adjustment factor; according to the invention, the period value of the TSN system clock synchronization timer is adjusted, so that the period of the timer can be matched with the actual transmission condition of the 5G-TSN fusion network, misjudgment caused by overtime setting of the period of the timer is reduced, and the reliability of TSN system clock synchronization in the 5G-TSN fusion network is improved.
Owner:PURPLE MOUNTAIN LAB

PTP (Precision Time Protocol) message processing method, time synchronization method and device and communication equipment

The invention provides a PTP (Precision Time Protocol) message processing method, a time synchronization method, a time synchronization device and communication equipment. The PTP message processing method comprises the following steps: in response to receiving a synchronous message sent by a first node in a mobile communication network through a modem, respectively obtaining first time and second time; calculating a first time deviation based on the first time, the second time and time synchronization information in a following message received from the modem; updating the current time of the second timer according to the first time deviation; updating the precise timestamps in the synchronous message and the following message to the current time of a second timer, and updating the correction parameter in the following message to the correction parameter of the application processor; and sending the synchronization message and the following message to a second node in the time-sensitive network, so that the clock synchronization precision of the nodes in the clock domain of the time-sensitive network can be ensured.
Owner:SPREADTRUM SEMICON (NANJING) CO LTD

CHARACTERIZING SELF-HEATING OF LOGIC-CLOCK-BUFFERS (LCBs)

ActiveUS20260051890A1Reliability increasing modificationsPulse generation by logic circuitsNetwork clockLogical clock
A split-logic-clock-buffer (split-LCB) includes an input clock stage configured to receive an input clock signal, an output drive stage configured to output an output clock signal, and a clock distribution network interposed between the input clock stage and the output drive stage. The clock distribution network is configured to route the input clock signal to the drive output stage. The output drive stage includes an temperature sense circuit region that splits the output drive stage into an upstream drive portion and a downstream drive portion.
Owner:INTERNATIONAL BUSINESS MACHINE CORPORATION

Submicrosecond clock synchronization method and system for vehicle-mounted Ethernet ADAS

PendingCN122068996ATime-division multiplexTransmissionNetwork clockIn vehicle
The invention discloses a sub-microsecond clock synchronization method and system for a vehicle-mounted Ethernet ADAS, and the method comprises the steps: carrying out the clock synchronization of a slave clock node and a master clock node through a gPTP protocol, and obtaining a preliminarily synchronized local clock signal; obtaining the actual temperature of the slave clock node, and determining a phase compensation value based on the actual temperature; performing phase fine tuning on the initially synchronized local clock signal according to the phase compensation value to generate a high-precision local clock; and receiving a trigger command carrying a target timestamp, generating hardware interrupt trigger action execution at a moment specified by the trigger command based on the high-precision local clock, and stamping a hardware timestamp based on the same high-precision local clock on an execution result. Through the temperature compensation phase error and a hardware triggering mechanism, the precise synchronization of the sensor hardware acquisition action and the network clock is ensured, and the data fusion accuracy and the system reliability are improved.
Owner:WUHAN JIANGXIA CHUNENG AUTOMOBILE TECHNOLOGY R&D CO LTD

Clock synchronization method and system, network clock device and network equipment

PendingCN121193356ATime-division multiplexNetwork clockEmbedded system
The embodiment of the invention provides a clock synchronization method and system, a network clock device and network equipment. The method comprises the following steps: determining a target clock source for clock synchronization according to source selection strategy parameters of at least two input clock sources, wherein the source selection strategy parameters comprise at least one of a synchronization state message level, an input clock source priority and an input interface identifier. And synchronizing a local clock based on the target clock source, and outputting a clock signal according to the synchronized local clock, thereby improving the selection efficiency and accuracy of the input clock source in the clock synchronization process, and further improving the stability and flexibility of clock synchronization.
Owner:BYD CO LTD

STA data collection algorithm based on unified clock management

The invention provides an STA data collection algorithm based on unified clock management, which comprises the following steps: synchronizing a network clock: synchronizing the network clock, and generating a clock synchronization parameter set; configuring an acquisition scheme: analyzing a parameter set issued by the fusion terminal, and generating a configuration parameter set containing a task scheduling table in combination with a CCO file; a collection task is started based on the configuration parameters, the CCO sends a copying and reading instruction to the STA through a protocol, minute freezing data is read, and an original data set is generated through verification; protocol conversion processing: identifying an original data protocol type, and generating a standard data set through semantic mapping; and S5, communication rate optimization: monitoring the link noise power and the signal-to-noise ratio, adjusting the rate according to the data volume and the acquisition frequency, and generating an optimized communication parameter set. According to the invention, an accurate time reference is provided for real-time monitoring, load prediction and other applications of the power distribution network, and the support value of data to services is effectively improved.
Owner:STATE GRID SHANGHAI MUNICIPAL ELECTRIC POWER CO

A hybrid networking clock synchronization system based on master-slave architecture

PendingCN122340600AData packNetwork clock
This invention discloses a hybrid network clock synchronization system based on a master-slave architecture, comprising a master unit and at least one slave unit. The master unit includes a first microprocessor, a Wi-Fi communication module, and a first BLE communication module. The slave unit includes a second microprocessor, a second BLE communication module, and a clock display module. The first microprocessor of the master unit accesses the network via the Wi-Fi communication module to obtain network clock data and environmental weather data. It extracts core fields from the data, encapsulates them into a synchronization data packet containing a feature identification code and payload data, and controls the first BLE communication module to send this synchronization data packet to the slave unit. The second microprocessor of the slave unit receives the synchronization data packet via the second BLE communication module, parses the payload data according to a preset decoding mapping table and the feature identification code, obtains the synchronization time value and weather parameters, thereby updating local data and controlling the clock display module to refresh the display. This effectively solves the technical problems of edge node computing power overload and excessive network energy consumption.
Owner:SHENZHEN HENGHUIDA ELECTRONICS

Time synchronization method for network nodes, and industrial internet

PCT designated stageWO2026129559A1Time-division multiplexTimestampNetwork clock
Disclosed in the present invention is a time synchronization method for network nodes. The method specifically comprises: determining a master node and slave nodes in a network; periodically detecting a frequency offset rate Rf of each slave clock relative to a master clock and a transmission delay Ndelay between the master node and each slave node, and correcting a current timestamp of the slave clock on the basis of a current timestamp of the master clock, thereby realizing synchronization between the slave clock and the master clock. By providing a master clock having high clock precision in a network, the time of a slave clock is periodically calibrated on the basis of the master clock, so that while the clocks of nodes in the network are kept basically synchronized, the cost required to keep the clocks in the network basically synchronized is also relatively low.
Owner:YANGTZE RIVER DELTA HIT ROBOT TECH RES INST

Airborne missile group high-precision time self-synchronization method based on network communication

The invention discloses an airborne missile group high-precision time self-synchronization method based on network communication, belongs to the field of clock synchronization, realizes nanosecond-level synchronization precision through a layered round-trip timing technology and dynamic combination of autonomous and absolute time synchronization, and is suitable for providing a high-precision space-time reference in an interference environment. Through classification processing of external synchronization and internal synchronization nodes, a mode of combining coarse synchronization and fine synchronization is adopted, and a layered round-trip timing (RTT) mechanism is combined, so that nanosecond-level in-network clock self-synchronization is realized. High-precision time synchronization between platforms is provided through communication link signal interaction. According to the method, high-precision clock synchronization of satellites and atomic clocks is not depended on, high-precision time synchronization among members in a missile group is achieved through network communication, and a high-precision space-time reference is provided for an unmanned aerial vehicle to achieve combat missions such as cooperative relative positioning, cooperative detection and cooperative attack.
Owner:BEIJING INST OF TECH

Time-of-day correction for network clock protocol

In a network having at least one slave node including a slave clock, a method of adjusting the slave clock relative to a master clock of a master node includes, at the slave node, correcting a time of day of the slave clock using (a) a slave pulse signal having a known slave pulse rate, (b) a time-of-day counter of the slave node, and (c) a master pulse signal, based on values of the slave clock at nearest corresponding edges of the slave pulse signal and the master pulse signal, and correcting a frequency of the slave clock using the slave pulse signal, a clock signal of the slave node, and the master pulse signal, based on values of the slave clock at nearest corresponding edges of the master pulse signal. No other clock signal from outside the slave node is used for the corrections.
Owner:MARVELL ASIA PTE LTD