DDR4 performance balance scheduling structure and method for multiple request sources

Abstract

The invention relates to the technical field of computer system structures and processor microstructures, in particular to a DDR4 performance balance scheduling structure and method for multiple request sources. A DDR4 performance balance scheduling structure for multiple request sources comprises a plurality of memory access request scheduling buffers used for improving memory access bandwidths corresponding to the memory access request sources; a multi-source continuous arbitration component used for selecting one memory access request to be transmitted; and a DDR4 storage device used forreceiving the memory access request transmitted by the multi-source continuous arbitration component. The invention discloses a DDR4 performance balance scheduling method for multiple request sources.The DDR4 performance balance scheduling method comprises the following steps: L1, setting a memory access request scheduling buffer for a memory access request of each memory access request source; and L2, enabling the multi-source continuous arbitration component to select one memory access request to transmit through an arbitration strategy. A plurality of memory access request scheduling buffers are respectively set for multiple request sources, so that the influence on memory access delay can be reduced while the memory access bandwidth is improved, and the comprehensive memory access performance of a system is improved.

Description

Technical field [0001] The invention relates to the technical field of computer architecture and processor microstructures, in particular to a DDR4 performance balance scheduling structure and method for multiple request sources. Background technique [0002] With the continuous progress of processor manufacturing technology and practical application needs, many-core architecture has become the current development trend of high-performance microprocessors. The memory access bandwidth and memory access latency of many-core processor systems cannot match the "memory wall" of computing performance. "The problem is a hot topic in today's computer architecture. [0003] In order to increase memory access bandwidth, many-core processors will use large-scale memory access request scheduling buffers. However, large-scale memory access scheduling buffers will greatly increase memory access latency. For multi-source memory access request sequences, some sources require higher memory access...

AI Technical Summary

Problems solved by technology

However, the traditional scheduling mechanism does not consider the source characteristics enough. Although it can maximize bandwidth utilization, it is not conducive to the overall performance of the chip.

Images