Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Test method, equipment and computer storage medium for asic chip wafer

An ASIC chip and test method technology, applied in the field of electronics, can solve the problems of low test efficiency of batch ASIC chips, and achieve the effects of reducing test land and test labor costs, improving productivity per unit time, and reducing test time.

Active Publication Date: 2022-02-25
QINGDAO GOERTEK MICROELECTRONICS RES INST CO LTD
View PDF18 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The main purpose of the present invention is to provide a test method, equipment and computer storage medium for ASIC chip wafers, aiming to solve the technical problem of low test efficiency of current batches of ASIC chips

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Test method, equipment and computer storage medium for asic chip wafer
  • Test method, equipment and computer storage medium for asic chip wafer
  • Test method, equipment and computer storage medium for asic chip wafer

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0047] It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.

[0048] Such as figure 1 as shown, figure 1 It is the test equipment of the ASIC chip wafer of the hardware operating environment that the embodiment of the present invention scheme relates to (called the terminal again, wherein, the test equipment of the ASIC chip wafer can be made up of the test device of independent ASIC chip wafer, also can be It is formed by the combination of other devices and the testing device of ASIC chip wafer) Schematic diagram of the structure.

[0049]The terminal in the embodiment of the present invention can be a fixed terminal or a mobile terminal, such as an intelligent air conditioner with a networking function, an intelligent light, an intelligent power supply, an intelligent speaker, an automatic driving car, a PC (personal computer), a smart phone, a tablet computer , e-book read...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a test method for an ASIC chip wafer. The test method for an ASIC chip wafer is applied to a test device, and the test device is connected to a test board through communication; the test method includes the following steps: when a chip test request is received, the chip is obtained Test the quantity corresponding to the test request, connect the ASIC chips of the test quantity to the test board; send the continuity test signal to the ASIC chip through the initialized test board, and obtain the continuity test data between the ASIC chip and the test board; if If the continuity test data is normal, the performance test signal is sent to the ASIC chip through the test board to obtain the performance test data of the ASIC chip; the performance test data is analyzed to obtain the test result of the ASIC chip. The invention also discloses an ASIC chip wafer testing device and a computer storage medium. The invention improves the testing efficiency of batch ASIC chips.

Description

technical field [0001] The invention relates to the field of electronic technology, in particular to a testing method, equipment and computer storage medium of an ASIC chip wafer. Background technique [0002] ASIC (Application Specific Integrated Circuit, integrated circuit) chip refers to an integrated circuit chip designed and manufactured in response to specific user requirements and the needs of specific electronic systems. [0003] The characteristic of ASIC chips is to meet the needs of specific users. When the ASIC chip is designed and formed, it is necessary to determine whether the ASIC chip is the same as the one designed on the FPGA (Field-Programmable Gate Array, Field Programmable Gate Array). Test, the current test equipment determines the test signal according to the ASIC chip information and sends the test signal to the ASIC chip for ASIC chip wafer testing. This test method is only suitable for testing a small number of ASIC chips. If you need to test a bat...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G01R31/28
CPCG01R31/2851G01R31/2853
Inventor 宋友奎陈建超卞洛珍刘栋星
Owner QINGDAO GOERTEK MICROELECTRONICS RES INST CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com