Supercharge Your Innovation With Domain-Expert AI Agents!

Method of forming interconnect structure and method of planarizing substrate

An interconnection structure and planarization technology, which is applied in the manufacture of electrical components, circuits, semiconductors/solid-state devices, etc., can solve the problems of increasing the complexity of processing and manufacturing integrated circuits

Active Publication Date: 2020-05-08
TAIWAN SEMICON MFG CO LTD
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, these advances have increased the complexity of processing and manufacturing integrated circuits, and for these advances to be realized, similar developments in integrated circuit processing and manufacturing are required

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of forming interconnect structure and method of planarizing substrate
  • Method of forming interconnect structure and method of planarizing substrate
  • Method of forming interconnect structure and method of planarizing substrate

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0035] The following disclosure provides many different embodiments or examples for implementing different features of the provided subject matter. Specific examples of components and configurations are described below to simplify the disclosure. Of course, these are examples only and are not intended to be limiting. For example, in the following description, the first feature is formed on the second feature may include an embodiment where the first feature and the second feature are formed in direct contact, and may also include an additional feature disposed between the first and second features Between embodiments such that the first and second features are not in direct contact. Additionally, the present disclosure may repeat reference symbols and / or letters in various instances. This repetition does not inherently dictate the relationship between the various embodiments and / or configurations discussed.

[0036] In addition, terms of spatial relationship may be used her...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a method of forming an interconnect structure and a method of planarizing a substrate. The present disclosure relates to a method of forming an interconnect structure. The method can include providing a semiconductor substrate; depositing a photoresist and a BARC layer on the semiconductor substrate; forming an opening in the photoresist and the BARC layer and a portion ofthe semiconductor substrate; depositing a conductive material to fill the opening; and planarizing the conductive material and the semiconductor substrate.

Description

technical field [0001] Embodiments of the present disclosure relate to methods of forming interconnect structures and methods of planarizing substrates. Background technique [0002] The semiconductor integrated circuit industry has experienced rapid growth. Technological advances in integrated circuit materials and design have produced multiple generations of integrated circuits, with each generation having smaller and more complex circuits than the previous generation. However, these advances have increased the complexity of processing and manufacturing integrated circuits, and for these advances to be realized, similar developments in integrated circuit processing and manufacturing are required. During the evolution of integrated circuits, functional density (ie, the number of interconnected elements per die area) has generally increased while geometry size (ie, the smallest feature (or line) that can be created using a process) has decreased. Scaled-down processes gene...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/768H01L21/027
CPCH01L21/0276H01L21/76802H01L21/7684H01L21/76877H01L21/76883H01L21/76879H01L21/76873H01L21/2885H01L21/3081H01L21/31138H01L21/76847H01L21/76846
Inventor 刘文贵
Owner TAIWAN SEMICON MFG CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More