Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Error correction method based on RAID information, computer readable storage medium and processor

An error correction method and storage medium technology, applied in the field of data storage, can solve problems such as difficult to meet the error correction capability requirements of TLC and QLC flash memory, and achieve the effect of improving error correction capability and prolonging the life cycle

Active Publication Date: 2020-09-18
杭州阿姆科技有限公司
View PDF4 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Flash memory manufacturers will set up an error-checking code space (out-of-band, OOB space) in the flash memory granules. The error correction capability of the error correction algorithm BCH or RS will be limited by the size of the OOB, and it is becoming more and more difficult to meet the requirements of TLC and QLC flash memory. Error Correction Capability Requirements

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Error correction method based on RAID information, computer readable storage medium and processor
  • Error correction method based on RAID information, computer readable storage medium and processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0031] Embodiment 1 of the present invention provides an error correction method based on RAID information. In this embodiment, there is no limitation on which level of RAID structure is used in the flash memory controller, as long as the constraints described below are met.

[0032] Let the check code data be XOR, said XOR=DATA1^DATA2^DATA3^...^DATAN, wherein the number of N is not limited.

[0033] Specifically, such as figure 1 As shown, the error correction method based on RAID information described in this embodiment includes the following steps:

[0034] Step 1. When a BCH or RS uncorrectable error occurs in the flash memory particle, record the address of the uncorrectable error data A. Among them, the uncorrectable error can be obtained by conventional methods, such as saving the error location by software, here No longer described in detail.

[0035] Step 2: Calculate the value DRAID obtained through RAID recovery.

[0036] In traditional RAID recovery, except for ...

Embodiment 2

[0051] This embodiment provides a computer-readable storage medium, where the storage medium includes a stored program, wherein the error correction method based on RAID information described in Embodiment 1 is executed when the program is running.

Embodiment 3

[0053] This embodiment provides a processor, and the processor is configured to run a program, where the program executes the error correction method based on RAID information described in Embodiment 1 when running.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an error correction method based on RAID information, a computer readable storage medium and a processor. The error correction method comprises the steps: determining the address of uncorrectable error data A when a BCH or RS uncorrectable error occurs in a flash memory particle; calculating a value DRAID obtained through RAID recovery; reading the flash memory particles for three times; selecting three reading thresholds op, op + and op-, wherein op is the optimal threshold of flash memory particles under the current condition, and op + and op- are the threshold on theright side of op and the threshold on the left side of op respectively; obtaining Dop, Dop + and Dop- according to the reading thresholds op, op + and op-rereading error data A; performing exclusive-OR operation on the data Dop + obtained by the second reading and the data Dop-obtained by the third reading according to bits, and judging whether an exclusive-OR result is 1 or not: if the exclusive-OR result is 1, replacing the original data with the corresponding bits of the DRAID; and if the result of exclusive OR is 0, keeping the corresponding bit of the Dop. On the basis of not changing the existing flash memory controller architecture, the error correction capability is improved.

Description

technical field [0001] The invention relates to the technical field of data storage, in particular to an error correction method based on RAID information. Background technique [0002] SSD (Solid State Drive), commonly known as solid-state hard drive, is a hard disk made of solid-state electronic storage chip arrays. It usually includes three major parts, namely SSD main control chip, flash memory particle array for storing data, and cache chip. Solid-state drives have the characteristics of fast reading and writing, light weight, low energy consumption, and small size that traditional mechanical hard drives do not have, making them widely used in consumer markets, data centers, and enterprise markets. [0003] One of the characteristics of flash memory particles is that different degrees of bit inversion will occur during the life cycle. In order to further improve the life of SSD disks, storage manufacturers will pass ECC (Error Correction Code) on the flash memory partic...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/10G11C29/42
CPCG06F11/1076G11C29/42
Inventor 廖莎王荣生
Owner 杭州阿姆科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com